MASTERMIND

Christopher Grzybowski, Naisarg Gohil, Grace O'Georgia, Sindura Gullapelli Electrical and Computer Engineering Department School of Engineering and Computer Science Oakland University, Rochester, MI

E-mails: cjgrzybowski@oakland.edu, ngohil@oakland.edu, gmogeorg@oakland.edu, sgullape@oakland.edu = and and and and and and a standard = and

Abstract— The purpose of this project was to simulate a version of the board game, Mastermind, using VHDL. Digital components that were used were registers, RAM, a comparator, a decoder, a counter, debouncer, multiplexer, and a finite state machine. The comparator compares a code with eight guesses, and displays "hints" for each guess made. If the code is guessed correctly, the guesser wins the game. The output was intended to be displayed on an LCD, but was instead displayed on the 7-segment displays and LEDs.

I. INTRODUCTION

The motivation for this project came form the strategic board game called Mastermind and the concepts covered in the later laboratory assignments from ECE 378. The lab experiments that the project referenced were mainly Labs 4, 5, and 6 [1]. From these labs, random access memory (RAM), finite state machines (FSM), debouncers, counters, among other important concepts, were utilized. The Methodology section of this report will review the original board game and the digital implementation of this model in detail. The Experimental Setup section will discuss how the methodology and the board were brought together to create the project. In the Results section, the final outcome of the project will be revealed. Lastly, the Conclusion will state potential improvements and realizations.

II. METHODOLOGY

The Mastermind game is played with two players: the code maker and the code breaker. The object of the game is for the code breaker to guess the code maker's code without exhausting all of their attempts. A digital version of the original board game was created for this project. The circuit contained many components in order to recreate this simplistic, strategic game.

A. Original Board Game Version

In the original version, the game components consisted of a decoding board, colored code pegs, and red and white key pegs. The decoding board is where the code maker stores their code (in a hidden section), the code breaker places their guesses, and subsequently where the code maker gives feedback to each guess. The code pegs are the used for the code and guesses. The key pegs tell the guesser whether or not their guess is close to the correct code. For example, if the code breaker's guess has a right color in the right place of the code, then that would receive a red key peg. If there is a color in the guess that was in the code, but in the wrong position, it would receive a white key peg. The code maker places the key pegs on the board after each guess. These responses help the guesser make their next guess to crack the code.

B. Digital Version of Game

Instead of colors like in the original board game, the digital version of this uses a 4-digit number with 3 bits per digit. Numbers 1 through 7 can be used, but numbers cannot be used twice. The code is entered into a register with an enable. After the code is entered, it is sent to the comparator, and the guesses are ready to be made. Each guess will also be sent to the comparator, thus comparing each guess to the code. Once compared, there are outputs that symbolize the red and white key pegs of the original board game. The outputs, or "hints", are called RR and RW. RR stands for right number (digit), right position. RW represents a right number, in the wrong position. These outputs are concatenated with each guess to store in a register in RAM. The FSM controls the order of events, and the count of the guess determines which register to write to. The count is shown on a 7-segment display. The output is then an 18-bit number that needs to be split up into an individual guess, and corresponding RR and RW, to display on the LCD. Since a part of the original game is to see the previous guesses, and they are helpful in making the next guess, an FSM was designed to toggle through the RAM to output onto the display.

C. Finite State Machine

The FSM of this digital circuit controlled all of the events happening in the game. In State 1, the count is 0 and E_code is checked. If it is '1', Er is enabled, which writes the code to the code register. Next, State 2 is reached, where E_guess is checked. If it is '1', E_comp is enabled, which compares the current guess input with the saved code. This creates outputs, RR and RW, and the FSM moves to State 3. In State 3, the guess, RR and RW are written to the register using the count as the address. If at this moment, RR is equal to 4 (winner/matching number) or the count reaches 7 (loser/8 incorrect guesses), then the state is returned to State 1. If not, then the count increases by one

and the next guess is ready to be made until there is a winner or loser. This FSM can be seen in Figure 1 below. Figure 2 shows the component block diagram of the digital circuit, using a multiplexer in place of the toggle FSM.





Figure 2. Component block diagram

III. EXPERIMENTAL SETUP

The Nexys 4 DDR board was used on ISE 14.7 software to implement the digital circuit with VHDL. The enable for the code was assigned to SW15. The code and guesses were assigned three switches per digit (SW11-SW0). The enable for the code to be entered was the center button (btnC) and would then display the current guess and the RR and RW responses for that guess on the LCD. Left and right toggle buttons (btnL and btnR) were designed to toggle back and forth through the previously entered guesses. The reset button on the board reset the program. The LCD module had pins connecting to the board for power, ground, data, enable, and read/write [2]. The LCD controller had a clock, reset, enable, and data bus for the output data [3]. The LCD controller and module can be seen in Figure 3. It also had it's own FSM, which can be seen in Figure 4. The expected results are to save a code then input up to 8 guesses that show up on the LCD screen with their resulting RR and RW values.

Figure 1. Main FSM



Figure 3. LCD Module



Figure 4. LCD Controller FSM

IV. RESULTS

Several adjustments were made to comply with time restrictions for this project. Unfortunately, the LCD was the largest piece of the design that was left out of the final result. The code for the LCD was unable to be sorted out in the allotted time; therefore alternative methods of demonstrating the circuit were used. The setup was to show the 4-digit code/guess on the 7-segment display instead of the LCD. To show RR and RW, LEDs were used to represent these 3 bit numbers. The leftmost 7-segment display also counted up with the guess count. Also, the toggle FSM was changed into a multiplexor, as shown in Figure 2, to ensure success with the new experimental setup. A green light was added to go off when a guess matched the code correctly and there was a winner. Although this was not ideal to the original plan, the game could still be played and it successfully showed how the circuit was designed. There were test benches made for a losing scenario and for a winning scenario to show the working circuit. They can be seen in Figure 5 and Figure 6 of the Appendix. They show how the registers receive the data of the guess, RR, and RW when the FSM goes to State 2. In State 3, for the losing simulation, the game is reset after State 3 determines that the count has reached 7 without a correct guess. For the winning simulation, the code is guessed on the 4th try, and State 3 see RR equal to 4. Therefore the game resets at this point. On the board, the code is entered and shown on the displays, and the switch to write the code is flipped. At the point the guesser is handed the board with the switches in the down position and all 0's on the 7-segment display. The guesser will enter a guess, it will show up on the displays,

and the center button is pushed. The counter counts up at each guess, and RR and RW show up on the assigned LEDs. The game can still be played even without the LCD as the output display.

CONCLUSIONS

A digital project needs to be very carefully planned and thought out. Every single scenario and outcome needs to have a solution. Otherwise it will create problems during the design process. The planning stage for this project could have been better executed. Although there were many setbacks to this project, the design team analyzed the problem, brainstormed solutions, and in the end came out with a working digital version to the game. Designing and coding in VHDL is a learning process, and this project greatly accelerated this process for the team members involved.

REFERENCES

- [1] Daniel Llamocca. "VHDL Coding for FPGAs". http://www.secs.oakland.edu/~llamocca/VHDLforFPG <u>As.html</u>
- [2] Shenzhen Eone Electronics Co., Ltd. "Specification fro LCD Module 1602a". https://www.openhacks.com/uploadsproductos/eone-1602a1.pdf
- [3] Scott Larson. "Character LCD Module Controller (VHDL)". Edited Aug. 2013. https://eewiki.net/pages/viewpage.action?pageId=4096 079

Appendix

Name	Value	0 ns	100 ns	200 ns		300 ns	400 ns	daar	500 ns	600 ns	700 ns	800 ns	900 ns	1,000 ns	liiri	1,100 ns	1,200 ns	Luur	1,300 ns	1,	400 ns	1,500 ns
e_code	0																					
▶ 📲 a[2:0]	1	0										7										
▶ 📑 b[2:0]	1	0										1										0
▶ 📲 c[2:0]	2	0										2										0
🕨 📲 d[2:0]	4	0										4										
le_guess	1																					
▶ 👫 count[2:0]	2		0			1			2	X	3		4			5			6		1	(0
1. у	s4	s1			s4) s2		s4)() s4) s	2	s4	s2 / s2		s4) s	\$2	XX s4	s1
▶ 👯 ain[2:0]	1	0	X		7					1						4					<u>)</u>	X O
▶ 🔣 bin[2:0]	3	0	X 1				3)	4		1			2			1		2	X O
🕨 🔣 cin[2:0]	2	0	χ 2			5			2)		5				1			3	}) 0
🕨 🔣 din[2:0]	6	0	χ 4			2			6)	2		6			3			7) 1) 0
▶ 👫 rr[2:0]	1		0		1	χ ο		1)	0		1			0			1) 0)	1	0
🕨 📲 rw[2:0]	1		0		1) 0		1) 0	3	0	1			3) 0		2) 0)	2	0
▶ 🍇 q0[17:0]	111011101010001001	000000	000000000000									111011101010	001001									000000.
🕨 📲 q1(17:0)	001011010110001001		00000	00000000	0000								001011010	001011010110001001								X000000.
▶ 🍇 q2[17:0]	000000000000000000000000000000000000000				000000	00000000000				X				0011	001010100	00011						X000000.
▶ 🔩 q3(17:0)	000000000000000000000000000000000000000					000000	000000	00000								1000011011100	01001					X000000.
▶ 🔩 q4[17:0]	000000000000000000000000000000000000000							000000	00000000000								1000)100010110	00011			X000000.
▶ 🔩 q5(17:0)	000000000000000000000000000000000000000								000000	00000000000									100001011	1111001	010	000000.
▶ 🔣 q6(17:0)	000000000000000000000000000000000000000									00000	000000000000										111010011	00)<000000
<mark>la</mark> e_wr	0																_٦					
I address[2:0]	001			000					001	X	010	(011			100			101		110	000
▶ 📲 y[17:0]	001011010110001001	000000	000000000000		111	011101010001001		001	011010110001001) 00	1100101010000011	10	00011011100010	01	100	10001011000011		100	010111110010	010	111010011	00

Figure 5. Losing Simulation

						107.00	010																				
Nam	e	Value	0 ns		100 ns		200 ns		300 ns		400 ns	Lini	500 ns		600 ns		700 ns	800 n	s 	900 ns	1	1,000	15 	1,100	0 ns	1,200 ns	1,300 ns
1	e_code	1																									
	a[2:0]	7		0											7									ΤX			0
	a b[2:0]	1		0											1												0
	c[2:0]	2		0											2									ТХ			0
	d[2:0]	4		0											4									Х			0
1	e_guess	0																Г									
	count[2:0]	0			0		ΞX		1		ΞX		2				3			4							0
1	у	s2		s1		s2		s4	ΤX	s2		s4		s2		s4	s2		s4		s2	\Box					\$1
	ain[2:0]	7		0	-χ-			7			X				1			Ŧχ			7	F		Tχ			0
	bin[2:0]	1		0	Fχ	1	-χ-				3				χ		4	Ŧχ		2		ΤX	1	Ŧχ			0
	cin[2:0]	2		0	Fχ	2	ΞχΞ		5		X		2		Ξx		5	Ŧχ		1		Εx	2	Тχ			0
	din[2:0]	4		0	Fχ	4	ΞχΞ		2		ΞŢ		6		Εx		2	Ŧχ			4			Ŧχ			0
	rr[2:0]	0			0		Ţ	1	-χ-	0	ΞχΞ	1	-χ-			0		Ŧχ	2	-χ-	0	÷χ	4	Ŧχ			0
	rw[2:0]	0			0		ΞxΞ	1	ΞxΞ	0	Ξx	1	ΕxΞ	0	X	3	X 0	Ξx	2	Εx						0	
	q0[17:0]	000000000000000000000000000000000000000		000000	000000000000000000000000000000000000000)0	Ξx								111	0111010100	01001	F						Ťχ		0	000000000000000000000000000000000000000
	q1[17:0]	000000000000000000000000000000000000000				00000	00000000	0000			Ţχ						00101101011	001001	1					Ŧχ		0	000000000000000000000000000000000000000
	q2[17:0]	000000000000000000000000000000000000000						000000	000000000	000					Ξx			0	01100101010	00011				Ŧχ		0	000000000000000000000000000000000000000
	q3[17:0]	000000000000000000000000000000000000000								000000	0000000	0000							χ	1110	10001100	010010		Ŧχ		0	000000000000000000000000000000000000000
	q4[17:0]	000000000000000000000000000000000000000										000000	00000000	1000								\vdash	(111001010	1 1 ρχ		0	000000000000000000000000000000000000000
	q5[17:0]	000000000000000000000000000000000000000															0000000000	00000	00								
	q6[17:0]	000000000000000000000000000000000000000															0000000000	000000	00								
ų	e_wr	0																1									
	address[2:0]	000					000				Ϋ́		001		X		010		χ	011			100	Τx			000
	y[17:0]	000000000000000000000000000000000000000		000000	000000000000000000000000000000000000000	00	χ	111	011101010	001001	ΤX	001	011010110	001001	Ξx	001	100101010000011		111	01000110	0010010		111001010)1))(0	000000000000000000000000000000000000000

Figure 6. Winning Simulation