

Course Information

INSTRUCTOR	Daniel Llamocca
CONTACT INFO	email: <u>llamocca@oakland.edu</u>
OFFICE HOURS	Tuesday 2:00 to 4:00 pm (Moodle \rightarrow Virtual Office hours via Zoom, or by appointment)
Lectures	 Monday/Tuesday/Thursday 5:30 pm - 7:35 pm (CRN: 32424 – online) Synchronous Sessions (Zoom): Mondays (and <u>Tuesday 05/25</u>): 5:30 – 7:35 pm. Asynchronous Sessions: Panopto (Tuesdays and Thursdays)
LABORATORY	See schedule

COURSE CATALOG DESCRIPTION: ECE 5736 - RECONFIGURABLE COMPUTING (4 CREDITS)

Analysis and design of reconfigurable computer architectures. Advanced topics in computer arithmetic. Hardware/Software codesign using Programmable System-on-Chip (ARM processor + FPGA fabric). Introduction to Self-Reconfigurable Architectures. With laboratory and design project. Offered: Summer I. Prerequisite(s): Background on digital logic and microprocessors.

COURSE MATERIALS

- The course material will be hosted on Moodle (<u>moodle.oakland.edu</u>). Grades will be periodically posted via this system.
- As a backup resource, the material will also be posted at: www.secs.oakland.edu/~llamocca/Summer2021_ece5736.html
- Embedded System Design for Zynq PSoC: <u>www.secs.oakland.edu/~llamocca/EmbSysZynq.html</u>

TEXTBOOK

• There is no required textbook. Students are encouraged to use the extra references.

EXTRA REFERENCES:

- Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz, Robert W. Stewart, *The Zynq Book: Embedded Processing with the ARM® Cortex®-A9 on the Xilinx® Zynq®-7000 All Programmable SoC*, 1st ed., 2014.
 ✓ Free download: <u>http://www.zynqbook.com</u>
- Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz, Robert W. Stewart, *The Zynq Book Tutorials*, v 1.2, 2014.
 ✓ Free download (including tutorial files): <u>http://www.zynqbook.com</u>
- VHDL for FPGAs Tutorial: www.secs.oakland.edu/~llamocca/VHDLforFPGAs.html
- Peter J. Ashenden, The Designer's Guide to VHDL, 3rd ed., Elsevier, 2008.
- S. Brown, Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, 3rd ed., McGraw Hill, 2009
- B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, 2nd ed., Oxford University Press, Inc., 2009.

COURSE OBJECTIVES

- 1. Design custom architectures using fixed-point and floating-point arithmetic
- 2. Describe how to unfold a sequential algorithm to turn it into a fully pipelined architecture.
- 3. Learn advanced coding and testbench techniques in Hardware Description Language.
- 4. Design an embedded system using FPGA fabric and an embedded $\ensuremath{\mathsf{ARM}}\xspace{\ensuremath{\mathbb{R}}}\xspace{\ensuremath{\mathsf{microprocessor}}\xspace}.$
- 5. Describe the process of Dynamic Partial Reconfiguration on an All-Programmable System-on-Chip device.
- 6. Design high-performance application-specific reconfigurable systems.
- 7. Work in a team environment to design a reconfigurable system and communicate the results in a written report and an oral presentation.

GRADING SCHEME:

Homeworks:	20%	Laboratory:	50%	Final Project:	30% (June 22 nd , 5:30 – 7:35 pm)	
						-

Homeworks: Homework assignments are meant to strengthen your conceptual understanding of the topics. Completing homework assignments is a key component of this course as it will help students master the course material and prepare them for the examinations. Homeworks will be posted according to the schedule (green

rectangles). Students have one week to turn in the completed assignments in class. Late submissions are NOT accepted.

- Laboratory: This important component of the class will reinforce your understanding of the topics. There will be five (5) labs throughout the semester. Lab assignments will be posted according to the schedule (blue rectangles). Students have one week to complete the lab assignments and have them checked off by the instructor.
- . Final Project: Students will work in groups in a Final Project. Each group will prepare an oral presentation and submit a final research paper for conference presentation.

96-100	Α	4.0
90-95	A-	3.7
85-89	B+	3.3
80-84	В	3.0
72-79	B-	2.7
66-71	C+	2.3
60-65	С	2.0
56-59	C-	1.7
53-55	D+	1.3
50-52	D	1.0
49 and below	F	0.0

Su Mo Tu We Th Fr Sa Lab 1 2 6 7 HW 1 < 9 10 12 13 14 15 May Lab 2 16 17 18 19 20 22 HW 2 -Lab 3 23 24 25 26 27 28 29 HW 3 < Lab 4 30! 31 2 3 · Lab 5 9 10 11 12 **HW 4** June 13 14 15 16 17 18 19 **Final Project** 20 21 22 24 25 Presentation 27 28 29 30

Schedule

GRADE ASSIGNMENT:

LABORATORY MATERIALS

Hardware:

- Zybo Z7 Board Select the Zybo Z7-10 option \checkmark To order the board: https://store.digilentinc.com/zybo-z7-zyng-7000-arm-fpga-soc-development-board/ Select the Academic Version (~\$150.00).
- ✓ Any other Zyng-7000 board will work as well, e.g: ZYBO board, ZED Board.

• Software (free):

- ✓ Preferred: Vivado HL Webpack Edition 2019.1 with SDK and Partial Reconfiguration Feature. To download: https://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html Go to Downloads \rightarrow Vivado Archive \rightarrow 2019.1 \rightarrow Vivado Design Suite - HLx Editions \rightarrow 2019.1 Full Product Installation
- Vivado HL Webpack Edition 2020.1 with Vitis (limited support in class) and Partial Reconfiguration Feature. ✓ To download: https://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html Go to Downloads \rightarrow Vivado Archive \rightarrow 2020.1 \rightarrow Vivado Design Suite - HLx Editions \rightarrow 2020.1 Full Product Installation
- ✓ MATLAB® or Octave (open-source version of MATLAB)

OUTLINE OF TOPICS

	1				
Computer Arithmetic	 Unsigned and signed integer numbers: binary representation Fixed-point (FX) arithmetic: addition/subtraction, multiplication, division Floating-point (FP) arithmetic: addition/subtraction, multiplication, division Dual fixed-point (DEX) arithmetics addition/subtraction, multiplication 				
	 Dual fixed-po 	Deterrate and the control structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second structure in the second structure is second structure in the second stru			
	 Components: 	is Chata Marchine (ACM) Charte			
	✓ Algorithm	iic State Machine (ASM) Charts			
	✓ Design ex	camples: Bit counting circuit, 7-segment serializer, Serial Multiplier.			
Digital System Design	I Iming Diagra	ams			
	VHDL coding	 Structural description: hierarchical design (port-map, for-generate). Use of common parametric components: counter, register, shift-register ASM description Testbench generation 			
	 Arithmetic u 	nits for fixed-point, floating-point and dual fixed-point.			
	CORDIC Ala	orithm: circular, linear, and hyperbolic. Special functions: exp. In. sort			
	 Square Root 	: Iterative version			
Special-Purpose	 IUT approac 	ch: Pixel processor example (gamma correction, contrast stretching)			
Arithmetic Circuits	 Distributed / 	Arithmetic: FIR Filter, DCT			
and Techniques		Custom-defined datatypes, arrays, packages, functions			
	VHDL codina:	 Parameterization: for-generate, if-generate 			
		 Embedding counters and registers into ASM diagrams 			
	 Iterative, arra 	av. and pipelined array design			
Pipelining and	 Multi-operand 	d addition: iterative (accumulator) vs. pipelined array (adder tree)			
unfolding	 Multiplier and 	Divider: iterative vs. pipelined array			
y	 CORDIC: iter 	ative vs. pipelined array			
		Zvng architecture: FPGA fabric + ARM® microprocessor			
	Hardware	AXI bus: AXI4, AXI4-Lite, and AXI4-Stream Interfaces			
		Interface development for AXI4			
		Introduction to SDK			
	Software	ARM processor			
		SD card			
	 Hardware/sof 	ftware co-design			
Embedded System in	 Custom IP an 	nd driver generator for AXI in Vivado			
a SoC	 Writing software applications in SDK 				
	 Direct Memory 	ry Access			
	 Interrupts (from PS and PL) 				
	 FPGA feature 	s: FIFOs, MMCMs, Dual-port RAMs			
		 Pixel processor 			
	Case examples	Pipelined Divider			
	Cuse examples	 Pipelined 2D Convolution Kernel 			
		- OD DCT (maching manification with several with			
		2D DCT (matrix multiplication with constant)			
	Introduction	to Self-Reconfigurable Systems			
	 Introduction Static vs dyna 	to Self-Reconfigurable Systems amic reconfiguration.			
	 Introduction Static vs dyna DPR requiren 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams.			
	 Introduction Static vs dyna DPR requiren Time and me 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. mory overhead			
Dynamic Partial	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free DTAC becade 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. mory overhead quency Control			
Dynamic Partial Reconfiguration	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. emory overhead quency Control reconfiguration and PCAP-based reconfiguration.			
Dynamic Partial Reconfiguration	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example Case example 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. emory overhead quency Control reconfiguration and PCAP-based reconfiguration. es:			
Dynamic Partial Reconfiguration	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example ✓ 4-bit LED ✓ Bioel pree 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. mory overhead quency Control reconfiguration and PCAP-based reconfiguration. es: pattern controller (1 RP and 2 RPs).			
Dynamic Partial Reconfiguration	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example ✓ 4-bit LED ✓ Pixel proc ✓ 20 DCT (1000) 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. mory overhead quency Control reconfiguration and PCAP-based reconfiguration. es: pattern controller (1 RP and 2 RPs). ressor. matrix multiplication with constant)			
Dynamic Partial Reconfiguration	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example ✓ 4-bit LED ✓ Pixel proc ✓ 2D DCT (to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. mory overhead quency Control reconfiguration and PCAP-based reconfiguration. es: pattern controller (1 RP and 2 RPs). sessor. matrix multiplication with constant).			
Dynamic Partial Reconfiguration	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example ✓ 4-bit LED ✓ Pixel proc ✓ 2D DCT (Dynamic Circ Dynamic Artiti 	to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. mory overhead quency Control reconfiguration and PCAP-based reconfiguration. es: pattern controller (1 RP and 2 RPs). sessor. matrix multiplication with constant). ular CORDIC. bmetic: Dynamic Dual Eixed Point Adder/Subtractor			
Dynamic Partial Reconfiguration	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example ✓ 4-bit LED ✓ Pixel proce ✓ 2D DCT (Dynamic Aritl Image process 	1 2D DCT (matrix multiplication with constant) to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. emory overhead quency Control reconfiguration and PCAP-based reconfiguration. es: pattern controller (1 RP and 2 RPs). essor. matrix multiplication with constant). ular CORDIC. hmetic: Dynamic Dual Fixed Point Adder/Subtractor. ssing: Dynamic Pixel Processor 2D FIR Filter			
Dynamic Partial Reconfiguration Applications	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example ✓ 4-bit LED ✓ Pixel proce ✓ 2D DCT (Dynamic Circe Dynamic Aritit Image proces DSP: Audio fi 	 2D DCT (matrix multiplication with constant) to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. emory overhead quency Control reconfiguration and PCAP-based reconfiguration. es: pattern controller (1 RP and 2 RPs). ressor. matrix multiplication with constant). ular CORDIC. hmetic: Dynamic Dual Fixed Point Adder/Subtractor. ssing: Dynamic Pixel Processor, 2D FIR Filter 			
Dynamic Partial Reconfiguration Applications	 Introduction Static vs dyna DPR requiren Time and me Dynamic Free JTAG-based r Case example ✓ 4-bit LED ✓ Pixel proce ✓ 2D DCT (Dynamic Circe Dynamic Arittl Image proces DSP: Audio fi Video Compression 	1 2D DCT (matrix multiplication with constant) to Self-Reconfigurable Systems amic reconfiguration. nents: reconfiguration controller, generating and downloading bitstreams. emory overhead quency Control reconfiguration and PCAP-based reconfiguration. es: pattern controller (1 RP and 2 RPs). ressor. matrix multiplication with constant). rular CORDIC. hmetic: Dynamic Dual Fixed Point Adder/Subtractor. ssing: Dynamic Pixel Processor, 2D FIR Filter liter			

OUTLINE OF COURSE TOPICS, ASSOCIATED ASSIGNMENTS AND REFERENCE MATERIAL TOPICS SHADED IN GRAY: SYNCHRONOUS LECTURES (WEBEX) TOPICS SHADED IN RED: ASYNCHRONOUS LECTURES (PANOPTO)

Week		Unit	Торіс	Associated Material	Assignments	
1	05/03		Class policies, class structure	Syllabus Zerra Baak		
	05/04	2	Bit Counting circuit: timing diagram Bit Counting circuit (n=8): VHDL coding Serial Multiplier 4x4: VHDL coding	Lecture Notes – Unit 2	Laboratory 1	
		5	Experiment: Serial Multiplier 2x2 (ZYBO) Experiment: Introduction to Hardware/Software Design (ZYBO Z7-10)	Emb. Sys. on PSoCs Tutorial # 1 Zynq Book Tutorials (1. First Design on Zynq)		
-		2	Experiment: Serial Multiplier 2x2: (ZVBO 77,10)	Emb. Sys. on PSoCs Tutorial # 2		
	05/10	5	Intro to Zynq PS/PL. AXI Timing Diagrams. Overview Final Project Guidelines	Zynq Book Lecture Notes – Unit 5		
2	05/11	5	AXI Timing Diagrams. AXI Lite examples: pixel processor, seq. divider, pip.divider, 2D convolver	Lecture Notes – Unit 5	Homework 1	
	05/13	5	Experiment: AXI Lite Custom Peripheral: pixel processor (ZYBO Z7-10) Experiment: AXI Lite Custom Peripheral: 2D convolver (ZYBO Z7-10)	Zynq Book Tutorials (4. IP Creation) Emb. Sys. on PSoCs Tutorial # 3		
		1	Fixed-Point (FX) Arithmetic: examples	Lecture Notes – Unit 1		
3	05/17	5	AXI Lite: pipelined divider Experiment: AXI Lite pipelined divider (ZYBO Z7-10) AXI Lite: CORDIC circuit	Lecture Notes – Unit 5 Lecture Notes – Unit 5 Emb. Sys. on PSoCs Tutorial # 3		
	05/18	5	AXI Full examples: pixel processor, pip. Divider, 2D convolver	Lecture Notes – Unit 5	Homework 2	
	05/20	5	Experiment: AXI Full: pixel processor (ZYBO Z7-10) Experiment: AXI Full: convolver 2D (ZYBO Z7-10)	Emb. Sys. on PSoCs Tutorial # 4	Laboratory 2	
	05/24	5	AXI Full: pipelined divider Experiment: AXI Full pipelined divider (ZYBO Z7-10) AXI Full: CORDIC circuit	Lecture Notes – Unit 5 Emb. Sys. on PSoCs Tutorial # 4		
4	05/25	4	Pipelining: examples DPR explanation: JTAG-based, PS+PL, TCL-based flow	Lecture Notes – Unit 4 Lecture Notes – Unit 6		
	05/27	5	Pixel processor and DCT circuits. File Organization Experiment: SD Card and AXI4-Full Pixel Processor	Emb Sys on PSoCs Tutorial # 5	Laboratory 3	
5	06/01	6	DPR Intro. Design Steps. Tcl-based design flow. File organization for hardware-only project and PS+PL project. Experiment: DPR – Only PL using ITAG: 4-bit LED Pattern Controller	Lecture Notes – Unit 6 Emb. Sys. on PSoCs Tutorial # 6	Homework 3	
U	06/03	6	Experiment: DPR – PS+PL using PCAP: on Pixel processor Experiment: DPR – PS+PL using PCAP: on DCT	Lecture Notes – Unit 6 Emb. Sys. on PSoCs Tutorial # 7	Laboratory 4	
6	06/07	6 1 5	DPR: review of pixel processor and DCT designs: circuit, AXI interface DFX, FP: examples Direct Memory Access, Interrupts	Lecture Notes – Unit 6 Lecture Notes – Unit 1 Lecture Notes – Unit 5		
	06/08	5	Experiment: DMA	Lecture Notes – Unit 5 Emb. Sys. on PSoCs Tutorial # 8	Homework 4	
	06/10	5	Experiment: Interrupts: Pixel Processor	Lecture Notes – Unit 5 Emb. Sys. on PSoCs Tutorial # 9	Laboratory 5	
	06/14	3	DFX Adder/Subtractor DPR and Interrupts: DDFX add/sub design	Lecture Notes – Unit 3 Lecture Notes – Unit 7		
7	06/15	7	Experiment: DPR and CORDIC: Dynamic CORDIC	Lecture Notes – Unit 7		
	06/17	7	Experiment: DPR and Interrupt: DDFX add/sub design	Lecture Notes – Unit 7		
8	06/22		Final Project - Presentation			

4

CLASS POLICIES

- Assignments (Homeworks, Laboratory): Unless specifically stated otherwise, the homeworks and laboratory work is individual, and students are not allowed to submit their work in groups.
- Academic conduct policy: All members of the academic community at Oakland University are expected to practice and uphold standards of academic integrity and honesty. Academic integrity means representing oneself and one's work honestly. Misrepresentation is cheating since it means students are claiming credit for ideas or work not actually theirs and are thereby seeking a grade that is not actually learned. Academic dishonesty will be dealt with seriously and appropriately. Academic dishonesty includes, but it is not limited to cheating on examinations, plagiarizing the works of others, cheating on lab reports, unauthorized collaboration in assignments, hindering the academic work of other students.
- **Special Considerations**: Students with disabilities who may require special consideration should make an appointment with campus Disability Support Services, 106 North Foundation Hall, phone 248 370-3266. Students should also bring their needs to the attention of the instructor as soon as possible. For academic help, such as study and reading skills, contact the Academic Skills/Tutoring Center, 103 North Foundation Hall, phone 248 370-4215.
- Add/Drops: The university policy will be explicitly followed. It is the student's responsibility to be aware of deadline dates for dropping courses.
- Attendance: It is assumed that the students are aware of and understand the university attendance policy. Attendance is mandatory and maybe monitored. Students are responsible for all material covered in classes that they miss. There will no excuses for being late to exams.
- Athlete Excused Absences: Students shall inform the instructor of dates they will miss class due to an excused absence prior to the date of that anticipated absence. For activities such as athletic competitions whose schedules are known prior to the start of a term, students must provide their instructors during the first week of each term a written schedule showing days they expect to miss classes. For other university excused absences, students must provide the instructor at the earliest possible the dates that they will miss.
- **Special Circumstances:** The instructor should be notified as early as possible regarding any special conditions or circumstances which may affect a student's performance during the course timeframe (e.g., medical emergencies, family circumstances).
- Mental Health Resources: Oakland University is committed to advancing the mental health and well-being of its students. If you or someone you know is feeling overwhelmed, depressed, and/or in need of support, services are available. For help, contact the OU Counseling Center in the Human Health Building at (248) 370-3465 or the SEHS Counseling Center at 250A Pawley Hall, (248) 370-2633, https://oakland.edu/counseling/sehs-cc/. Student resources can also be found at https://www.oakland.edu/deanofstudents/student-health-safety-resources/. For immediate 24/7 services contact Common Ground at https://commongroundhelps.org/#/ via chat or call or text the word "hello" to 1-800-231-1127.
- **Cellphones:** A ringing cellphone going off during a lecture is disruptive to other students as well as the instructor. Students are strongly advised to set their cellphones to vibrate (not ringing) and leave the classroom discretely to answer the phone.