

Floating Point CORDIC Based Power Operation


Kazumi Malhan

Padmaja AVL

OUTLINE

- Floating Point Format
- Extended Hyperbolic CORDIC
- Power Operation
- Interface with FIFO
- Implementation of System
- SD Card
- Test Result
- Timing Issue
- Demonstration
- Q & A

SUPPORTED FLOATING POINT FORMAT



Some of the components supports 16 bit and 24 bit FP format, but not officially supported.

	32 bit (Single)	64 bit (Double)
Ordinary Number	-	-
Min	2^{-126}	2^{-1022}
Max	$(2 - 2^{-23}) \times 2^{127}$	$(2 - 2^{-52}) \times 2^{1023}$
Exponent bits E	8	11
Range of e	$[-126, 127]$	$[-1022, 1023]$
Bias	127	1023
Dynamic Range (dB)	759 dB	6153 dB
Significand range	$[1, 2 - 2^{-23}]$	$[1, 2 - 2^{-52}]$
Significand bits (p)	23	52

Zero, infinite, Not a Number is supported and follows similar to IEEE-754 Standard.

Note: Deformatized numbers are not supported.

EXPANDED HYPERBOLIC CORDIC

For $i < 0$

$$i \leq 0: \begin{cases} x_{i+1} = x_i + \delta_i y_i (1 - 2^{i-2}) \\ y_{i+1} = y_i + \delta_i x_i (1 - 2^{i-2}) \\ z_{i+1} = z_i - \delta_i \theta_i, \theta_i = \tanh^{-1}(1 - 2^{i-2}) \end{cases}$$

M = 5 is chosen, -2 operation was done inside FSM counter. (counted from -7 to -2)

For $i > 0$

$$i > 0: \begin{cases} x_{i+1} = x_i + \delta_i y_i 2^{-i} \\ y_{i+1} = y_i + \delta_i x_i 2^{-i} \\ z_{i+1} = z_i - \delta_i \theta_i, \theta_i = \tanh^{-1}(2^{-i}) \end{cases}$$

N = 16. Inside FSM counter, included the code to generate indication when $i = 4, 13$. FSM controlled the enable single to the counter to repeat iteration. Register is used to confirm two iteration is occurred.

$i = 4$, and 13 were repeated.

Delta

Rotation: $\delta_i = -1$ if $z_i < 0$; +1, otherwise
Vectoring: $\delta_i = -1$ if $x_i y_i \geq 0$; +1, otherwise

For vectoring mode, checked if $x(i)$ and $y(i)$ have same bit. If it is same, \Rightarrow positive.

General output

$$\text{Rotation: } \begin{cases} x_n = A_n(x_0 \cosh z_0 + y_0 \sinh z_0) \\ y_n = A_n(x_0 \sinh z_0 + y_0 \cosh z_0) \\ z_n = 0 \end{cases}$$

$$\text{Vectoring: } \begin{cases} x_n = A_n \sqrt{x_0^2 - y_0^2} \\ y_n = 0 \\ z_n = z_0 + \tanh^{-1}(y_0/x_0) \end{cases}$$

$$A_n = \left(\prod_{i=-M}^0 \sqrt{1 - (1 - 2^{i-2})^2} \right) \prod_{i=1}^N \sqrt{1 - 2^{-2i}}$$

□ $A_n = 5.0382 \times 10^{-4}$
 $M = 5, N = 16$

□ Vector mode:
 $\ln(x)/2 = \tanh^{-1}(x-1/x+1)$

□ Rotation mode:
 $e^x = \cosh(x) + \sinh(x)$

How to calculate x^y


- 1) Using vectoring mode, provide $x_0 = x + 1, y_0 = x - 1, z_0 = 0$.
- 2) You get $Z_n = \ln(x)/2$
- 3) Multiply $\ln(x)/2$ and 2. (Performed by bit shifting)
- 4) Multiply $\ln(x)$ and y .
- 5) Using rotation mode, provide $x_0 = y_0 = 1/A_n, z_0 = \ln(x)*y$.
- 6) You get $X_n = e^{y \ln x} = x^y$

Parameter to CORDIC

N = total number of bits
EXP = exponent bits
FR = fractional bits


CORDIC is coded as parametrized to support any FP format. Just need to modify LUTs and some constant definitions

EXPANDED HYPERBOLIC CORDIC IMPLEMENTATION






LUT uses “if ($N = ?$) generate” statement to output appropriate FP formatted numbers


For $I < 0$ iteration



For $I > 0$ iteration




SIMULATION




Calculator Result: $\ln(10)/2 = 1.15129$

RANGE OF COVERAGE



Range of Coverage: Basic vs M = 5






Exponential compared




ln(x)/2 compared



CORDIC BASED SYSTEM




SIMULATION




AXI4-FULL INTERFACE

* This interface will be generated for both 32 bit and 64 bit.



AXI4-Full interface was chosen as large amount of input (x,y) goes to input FIFO from SD card.

INTERFACE WITH FIFO



Depending on $N = 64$ bit or 32 bit, Separate circuit is created in-between FIFOs and Power block.

64 bit = Purple


32 bit = Green

Separate FSM controls the input interface and output interface.

Also, different FSM for 32 bit and 64 bit.

Every input has register to ensure the correct input because power block takes reads "y" after first cordic is done.

IMPLEMENTATION



Resource Usage

64 Bit:

LUT => 9464
(18%)

FF => 895


32 Bit:

LUT => 4378
(8%)

FF => 502


SD CARD INTERFACE

- Uses the Xsdps libraries at driver level.
- This driver is used to initialize read from and write to the SD card.
- Data transfer: The SD card is put in transfer state to read from or write to it and works in polled mode using ADMA2. The default block size is 512 bytes.
- File system: The xilffs library is used to read/write files to SD.
- Application file and functions are completely developed independently and it supports read from a file in SD card repeatedly until end of the file and after manipulating the data, write back into SD card file in another format.



CONTROL LOGIC

Computer



UART

Processor

AXI4 FULL

Power IP
32 bit


SD card IP

Power IP
64 bit

SD card
Test files
Input &
Output



FlowChart



TEST RESULTS – 32 BIT

32 bit Input

32bitFPHexTested10.txt	32BitFPInputTested.txt
1 0x41200000	1 01000001001000000000000000000000
2 0x40000000	2 01000000000000000000000000000000
3 0x41300000	3 01000001001100000000000000000000
4 0x40000000	4 01000000000000000000000000000000
5 0x41400000	5 01000001010000000000000000000000
6 0x40000000	6 01000000000000000000000000000000
7 0x41500000	7 01000001010100000000000000000000
8 0x40000000	8 01000000000000000000000000000000
9 0x41600000	9 01000001011000000000000000000000
10 0x40000000	10 01000000000000000000000000000000
11 0x41700000	11 01000001011100000000000000000000
12 0x40000000	12 01000000000000000000000000000000
13 0x41800000	13 01000001100000000000000000000000
14 0x40000000	14 01000000000000000000000000000000
15 0x41880000	15 01000001100010000000000000000000
16 0x40000000	16 01000000000000000000000000000000
17 0x41900000	17 01000001100100000000000000000000
18 0x40000000	18 01000000000000000000000000000000
19 0x41980000	19 01000001100110000000000000000000
20 0x40000000	20 01000000000000000000000000000000

32 bit Output: Expected vs Actual

32bitFPHexExpectedOut.txt	32BitFPOutput Tested.TXT
1 0x42c80000	1 0x42C79A2F
2 0x42f20000	2 0x42F18C9F
3 0x43100000	3 0x430FB58B
4 0x43290000	4 0x4328AE41
5 0x43440000	5 0x4343A2AD
6 0x43610000	6 0x43609493
7 0x43800000	7 0x437F8209
8 0x43908000	8 0x43903CDC
9 0x43a20000	9 0x43A1A9CA
10 0x43b48000	10 0x43B422BA

Input -> 1st value 10 in 32-bit IEEE 754 format is
0x 41200000

2nd value 2 in 32-bit IEEE 754 format is 0x40000000

Output -> expected value is 100 in 32-bit IEEE 754
format is 0x 42c80000

Actual value is 99.8 in 32-bit IEEE 754 format is
0x42c79A2F

TEST RESULTS – 64 BIT

64 bit Input

64bitFPHexTested10.txt	64BitFPInput Tested.txt
1 0x40240000	1 01000000001001000000000000000000
2 0x00000000	2 00000000000000000000000000000000
3 0x40000000	3 01000000000000000000000000000000
4 0x00000000	4 00000000000000000000000000000000
5 0x40260000	5 01000000001001100000000000000000
6 0x00000000	6 00000000000000000000000000000000
7 0x40000000	7 01000000000000000000000000000000
8 0x00000000	8 00000000000000000000000000000000
9 0x41280000	9 01000000001010000000000000000000
10 0x00000000	10 00000000000000000000000000000000
11 0x40000000	11 01000000000000000000000000000000
12 0x00000000	12 00000000000000000000000000000000
13 0x402A0000	13 01000000001010100000000000000000
14 0x00000000	14 00000000000000000000000000000000
15 0x40000000	15 01000000000000000000000000000000
16 0x00000000	16 00000000000000000000000000000000
17 0x402C0000	17 01000000001011000000000000000000
18 0x00000000	18 00000000000000000000000000000000
19 0x40000000	19 01000000000000000000000000000000
20 0x00000000	20 00000000000000000000000000000000

64 bit Output: Expected vs Actual

64bitFPHexExpectedOut.txt	64BitFPOutput Tested.TXT
1 0x40590000	1 0x4058F345
2 0x00000000	2 0xBDF104F9
3 0x405E4000	3 0x405E3193
4 0x00000000	4 0xC58BDA1D
5 0x40620000	5 0x4061F6B1
6 0x00000000	6 0x5CFCA3D4
7 0x40652000	7 0x406515C7
8 0x00000000	8 0xD3204E6D
9 0x40688000	9 0x40687455
10 0x00000000	10 0x249C6D96
11 0x406C2000	11 0x406C1292
12 0x00000000	12 0x30021010
13 0x40700000	13 0x406FF041
14 0x00000000	14 0x4369768E
15 0x40721000	15 0x4072079B
16 0x00000000	16 0x46F2D74C
17 0x40744000	17 0x40743538
18 0x00000000	18 0xF9BCE448
19 0x40769000	19 0x40768457
20 0x00000000	20 0x54F1EAC4

Input -> 1st and 2nd value 10 in 64-bit IEEE 754 format is 0x 40240000 00000000
3rd and 4th value 2 in 64-bit IEEE 754 format is 0x40000000 00000000

Output -> expected value is 100 in 64-bit IEEE 754 format is 0x 40590000 00000000
Actual value is 99.8 in 64-bit IEEE 754 format is 0x4058F345 BDF104F9


TIMING ISSUE

During the implementation, Vivado detected “timing violation” error.

- Frequency of AXI bus was originally 100 MHz.
- With help from Professor, reduced the frequency.
- Finally, settled at 10 MHz. (50MHz didn't work)

Root of this problem

- Long combinational logic.
- Specially, negative iteration of CORDIC uses two floating point adder during one clock cycle, propagation delay exceeded to clock frequency.



Timing	
Worst Negative Slack (WNS):	-40.362 ns
Total Negative Slack (TNS):	-6625.593 ns
Number of Failing Endpoints:	276
Total Number of Endpoints:	1400
Implemented Timing Report	
Setup	Hold Pulse Width

DEMONSTRATION

THANK YOU VERY MUCH

Any Questions?