Digital Audio Effects Unit 4710: Computer Hardware Design

Group Members: Alain Sfeir Jessica Odish Michael Bowers Madison Cornett

Project Description



The main purpose of this project is to create a digital audio effect unit that alters the incoming signal of a musical instrument via signal processing

The project is implemented on a NEXYS-4 Artix-7 FPGA Trainer as well as utilizing an I2S serial communication protocol to receive and transmit audio data

Block Diagram



Effects Block



Experimental Setup

- □ Used Vivado 2017.2 for development of code
- The output parameters for the design were determined from the oscilloscope to allow debugging the code if the results were not as expected.
- A majority of the testing was done by running tests as well as listening closely to the result to see if the sound released was the desirable output.

Gain Control

```
library ieee;
  use IEEE.std logic 1164.all;
  use IEEE.numeric STD.all;
 entity gain is
      port (
          clock: in std logic;
          resetn: in std logic;
          enable: in std logic;
          wordin : in std logic vector (23 downto 0);
          wordout: out std logic vector(23 downto 0));
  end gain;
architecture bhy of gain is
      signal input: signed(23 downto 0);
      signal saturated: signed(23 downto 0);
      signal gained: signed(23 downto 0);
      signal word regged: std logic vector(23 downto 0);
  begin
      input <= signed(wordin);
      saturate: process (input)
      begin
          if input > x"3FFFFF" then
              saturated <= x"3FFFFF";</pre>
          elsif input < x"C00000" then
              saturated <= X"C00000";
          else
              saturated <= input;
          end if;
      end process saturate;
```

```
gaining: process (saturated, wordin)
   begin
        if wordin(23) = '0' then
            gained <= saturated(22 downto 0)&'1';</pre>
        else
            gained <= saturated(22 downto 0)&'0';</pre>
        end if:
   end process gaining;
   reg: process (clock, resetn)
   begin
    if rising edge (clock) then
     if resetn = '0' then
       word regged <= (others => '0');
      else
       word regged <= std logic vector(gained);
     end if;
    end if:
   end process reg;
   mux: process(enable, resetn, word regged, input)
    BEGIN
        case enable is
                            wordout <= word regged;
            when '1' =>
           when others => wordout <= std logic vector(input);
       end case;
   end process;
end bhv;
```

Hard/Soft Clipping



Hard Clip Distortion

1	library IEEE;	28 😓	if $(word_in(23) = '0')$ then	positive value in 2C
2	use IEEE.std_logic_1164.all;	29 🤤	if (word in(22 downto 0) >	clip val(22 downto 0)) then
3 🗄	use ieee.std_logic_arith.all;	30 ¦	word done <= '0'&clip	val(22 downto 0);
5		31	else	
6 🕀	entity hardclipdistortion is	32	word done <= word in;	
7	port (33 🖨	end if;	
8	clock: in std_logic;	34	else	neg value in 2c
9 ¦	resetn: in std_logic;	35 🖯	if (not word in(22 downto	0) > clip val(22 downto 0)) then
10	wordin : in std_logic_vector(23 downto 0);	36 1	word done <= '1'&(not	(clip val(22 downto 0)));
11	wordout: out std_logic_vector(23 downto 0);	37 1	else	
12	clipfactor: in std_logic_vector(23 downto 0)	38	word done <= word in;	
13);	39 Å	end if:	
14 Q	end hardclipdistortion;	40 台	end if:	
15 ¦		41 🖂	end process clipper:	
16 🖯	architecture bhv of hardclipdistortion is	42	COLOR FRANKLASS CONFERENCE	
17	<pre>signal clip_val : std_logic_vector(23 downto 0);</pre>	43		
18	<pre>signal word_done : std_logic_vector(23 downto 0);</pre>	44	reg: process (clock resetn)	
19	<pre>signal word_regged : std_logic_vector(23 downto 0);</pre>	45 !	begin	
20	<pre>signal word_in: std_logic_vector(23 downto 0);</pre>	46	if rising edge(clock) then	
21	begin	47 -	if resets = '0' then	
22		10	used served <= (sthese => !	01).
23	clip_val <= clipfactor; clipping threshold set from outside of the block	101	word_regged <= (others =>	o 1;
24	word_in <= wordin;	50	erse	
25		51 0	word_regged <= word_done,	
26 9	clipper: process (word_in, clip_val)	52 0	end if.	
21	begin	52 0	end II;	
	If $(word_{1n}(23) = 0)$ then $-$ positive value in 20	55 🗇	end process reg;	
29 4	if (word_in(22 downto 0) > cip_val(22 downto 0)) then	54 1		
30	<pre>word_done <= '0'&clip_val(22 downto 0);</pre>	55		
31 1	eise	56	contraction of the second state of the second state	
32	<pre>word_done <= word_ln;</pre>	57	wordout <= word_regged;	
33 E	ena 11;	58 🗇 end	d bhv;	

Soft Clip Distortion

library IEEE;

use IEEE.std logic 1164.all;

use ieee.std_logic_arith.all; use ieee.std logic signed.all;

-- adapted from http://users.cs.cf.ac.uk/Dave.Marshall/CM0268/PDF/10_CM0268_Audio_FX.pdf...

entity softclipdistortion is

port(
 resetn: in std_logic;
 clock: in std_logic;
 word_in : in std_logic_vector(23 downto 0);
 word_out: out std_logic_vector(23 downto 0)
);

end softclipdistortion;

architecture bhy of softclipdistortion is

signal wordin : std_logic_vector(23 downto 0); signal wordtop_dist : std_logic_vector(7 downto 0); signal word regged : std_logic_vector(23 downto 0);

type memory is array (255 downto 0) of std_logic_vector(7 downto 0);

signal RAM: memory := (x"FE", x"FC", x"FA", x"F6", x"F4", x"F2", x"F0", x"EE", x"EC", x"EA", x"E8", x"E4", x"E2", x"E0", x"DE", x"DC", x"DA", x"DB", x"D6", x"D4", x"D2", x"D0", x"CE", x"CC", x"CA", x"C6", x"C6", x"C4", x"C2", x"C0", x"BE", x"BC", x"BA, x"B6", x"B5", x"B4", x"E2", x"B0", x"CA", x"CA", x"CA", x"C6", x"C4, x"C4", x"C4, x"C4", x"C4, x"C4

 $f(x) = \begin{cases} 2x & \text{for } 0 \le x < 1/3\\ \frac{3 - (2 - 3x)^2}{3} & \text{for } 1/3 \le x < 2/3\\ 1 & \text{for } 2/3 \le x \le 1 \end{cases}$

Tremolo

```
wordsgn <= signed(wordin);</pre>
                                                                                         Tek Run: 2kS/s
                                                                                                   Sampl
signsgn <= signed(sinewavein);</pre>
multiplied <= wordsgn*signsgn(23 downto 16);</pre>
                                                                                                                              Acquisition
result <= multiplied (31 downto 8);
                                                                                                                      Chi Freq
477 Hz
Low
reg: process (clock, resetn)
                                                                                                                               Su
     begin
                                                                                                                             Peak Detect
(>10µs/div)
     if (rising edge(clock)) then
          if resetn = '0' then
                                                                                                                             Envelope
               word regged <= (others => '0');
                                                                                                                              5
          else
                                                                                                                             Average
256
               word regged <= std logic vector(result);</pre>
                                                                                                            M 25ms Ch1 J 100mi
          end if;
                                                                                               Stop After
          end if;
     end process reg;
 wordout <= word regged;
```

Challenges Faced

- 8 bit processing on 24 bit audio
 High frequency noise
- LUT creation
- Time Varying Filters vs Modulators vs Non-linear



Demo

https://youtu.be/IMAPpAksYhY

