

4-Way Traffic Intersection Control

Christopher Thweatt, Joseph Asteefan, John
Drabik, Madison Cornett



Introduction



Photo By Christopher Evans/MediaNews Group/Boston Herald


- Proof of Concept: To reduce the footprint and complexity of hardware necessary to prototype and install flexible traffic control systems.
- Traffic control simulation built in VHDL code:
 - Finite State Machine
 - Counter
 - Decoder
 - Serializer
 - Segment and LED Display






Methodology

- Artix-A7 FPGA, bread board, and colored LEDs
- Integer counter
- State machine:
 - Each state represents a different light sequence for each of the signals, and changes dependent on the accumulated count value.
 - Six bit output. Example: 100 (green) for the north/south signals and 001 (red) for the east/west signals.



Top Level Design



Counter

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity counter is
5      port ( clock, resetn: in std_logic;
6            Q: out integer range -15000000000 to 15000000000);
7  end counter;
8
9  architecture bhv of counter is
10     signal Qt: integer range -15000000000 to 15000000000;
11
12     begin
13
14     process (resetn,clock)
15     begin
16         if resetn = '0' then
17             Qt <= -15000000000;
18         elsif (clock'event and clock='1') then
19             if Qt = 15000000000 then
20                 Qt <= -15000000000;
21             else
22                 Qt <= Qt + 1;
23             end if;
24         end if;
25     end process;
26     Q <= Qt;
27 end bhv;
```

- Initially used 0 to 30 counter
- Integer instead of BCD

State Machine

```

11 architecture Behavioral of fsm is
12     type state_type is (s0, s1, s2, s3, s4, s5);
13     signal state: state_type;
14 begin
15     transitions: process (clk, rstn)
16     begin
17         if rstn = '0' then state <= s0;
18         elsif (clk'event and clk = '1') then
19             case state is
20             when s0 =>
21                 if Q = -5000000000 then state <= s1;
22                 else state <= s0;
23                 end if;
24             when s1 =>
25                 if Q = -2000000000 then state <= s2;
26                 else state <= s1;
27                 end if;
28             when s2 =>
29                 if Q = 0 then state <= s3;
30                 else state <= s2;
31                 end if;
32             when s3 =>
33                 if Q = 10000000000 then state <= s4;
34                 else state <= s3;
35                 end if;
36             when s4 =>
37                 if Q = 13000000000 then state <= s5;
38                 else state <= s4;
39                 end if;
40             when s5 =>
41                 if Q = 15000000000 then state <= s0;
42                 else state <= s5;
43                 end if;
44             end case;
45         end if;
46     end process;
47 end Behavioral;


```

```

48 ;
49 --100 is green, 010 is yellow, 001 is red
50 outputs: process(state)
51 begin
52     case state is
53     when s0 => northeast <= "100001";
54     when s1 => northeast <= "010001";
55     when s2 => northeast <= "001001";
56     when s3 => northeast <= "001100";
57     when s4 => northeast <= "001010";
58     when s5 => northeast <= "001001";
59     when s0 => southwest <= "100001";
60     when s1 => southwest <= "010001";
61     when s2 => southwest <= "001001";
62     when s3 => southwest <= "001100";
63     when s4 => southwest <= "001010";
64     when s5 => southwest <= "001001";
65     end case;
66 end process;
67 end Behavioral;

```

North/South			East/West			State
G	Y	R	G	Y	R	
1	0	0	0	0	1	S0
0	1	0	0	0	1	S1
0	0	1	0	0	1	S2
0	0	1	1	0	0	S3
0	0	1	0	1	0	S4
0	0	1	0	0	1	S5




Serializer and Decoder

```

9 architecture Behavioral of dec is
10
11 begin
12   process (Q)
13   begin
14     if Q < -1400000001 then A <= "0000"; B <= "0000";
15     elsif Q < -1300000001 then A <= "0001"; B <= "0000";
16     elsif Q < -1200000001 then A <= "0010"; B <= "0000";
17     elsif Q < -1100000001 then A <= "0011"; B <= "0000";
18     elsif Q < -1000000001 then A <= "0100"; B <= "0000";
19     elsif Q < -900000001 then A <= "0101"; B <= "0000";
20     elsif Q < -800000001 then A <= "0110"; B <= "0000";
21     elsif Q < -700000001 then A <= "0111"; B <= "0000";
22     elsif Q < -600000001 then A <= "1000"; B <= "0000";
23     elsif Q < -500000001 then A <= "1001"; B <= "0000";
24     elsif Q < -400000001 then A <= "0000"; B <= "0001";
25     elsif Q < -300000001 then A <= "0001"; B <= "0001";
26     elsif Q < -200000001 then A <= "0010"; B <= "0001";
27     elsif Q < -100000001 then A <= "0011"; B <= "0001";
28     elsif Q < -000000001 then A <= "0100"; B <= "0001";
29     elsif Q < 099999999 then A <= "0101"; B <= "0001";
30     elsif Q < 199999999 then A <= "0110"; B <= "0001";
31     elsif Q < 299999999 then A <= "0111"; B <= "0001";
32     elsif Q < 399999999 then A <= "1000"; B <= "0001";
33     elsif Q < 499999999 then A <= "1001"; B <= "0001";
34     elsif Q < 599999999 then A <= "0000"; B <= "0010";
35     elsif Q < 699999999 then A <= "0001"; B <= "0010";
36     elsif Q < 799999999 then A <= "0010"; B <= "0010";
37     elsif Q < 899999999 then A <= "0011"; B <= "0010";
38     elsif Q < 999999999 then A <= "0100"; B <= "0010";
39     elsif Q < 1099999999 then A <= "0101"; B <= "0010";
40     elsif Q < 1199999999 then A <= "0110"; B <= "0010";
41     elsif Q < 1299999999 then A <= "0111"; B <= "0010";
42     elsif Q < 1399999999 then A <= "1000"; B <= "0010";
43     elsif Q < 1499999999 then A <= "1001"; B <= "0010";
44     elsif Q < 1500000001 then A <= "0000"; B <= "0011";
45   end if;
46 end process;
47 end Behavioral;


```



XDC file / Experimental Setup


- Clock signal
- 7 segment display
 - First 7 ports
 - AN 0-7
- Buttons
 - CPU reset
- Pmod headers JA and JB
 - JA first 6 ports
 - JB first 6 ports

- Breadboard
- Wires
- Resistors
- External LEDs



Demo

<https://drive.google.com/file/d/1FN8xiAmwgKfuOerfLMHYy7eFkHJUG4fz/view?usp=sharing>





Conclusion

- Knowledge of VHDL programming and the use of a finite state machine
- Decoders, counters, and serializers
 - Being able to apply prior knowledge and modify existing code to adapt to the situation.
- Learned how to use the different ports to connect to a breadboard
- Used previous knowledge of LEDs and the function of a breadboard to implement the function.
- Strengthened our abilities to solve problems even in the most unideal situations.