# Banner on Seven Segment Displays

With Varying Speeds and Scrolling Messages


Arsha Ali, Drew Correll, Nina Luong, Bruce McCallister

#### Overview

- Patterns
  - Forward pattern banner
  - Backward pattern banner
  - "HELLO" scrolling message
  - "ECE2700" scrolling message

- Switches
  - Stop
  - One of four speeds
  - One of four patterns

# Circuit Overview




#### FSM\_forward




For each of the eight seven segment displays, there are three different states that illuminate on each anode (active low).

<b>FSEL</b>	LEDs
00	0111001
01	0011100
10	0001111




### FSM\_backward



For each of the eight seven segment displays, there are three different states that illuminate on each anode (active low).


<b>BSEL</b>	LEDs	
00		1000111
01		1100011
10		1110001



# FSM\_hello

FSM controls a parallel access right shift register to allow the "HELLO" message to flow from AN7 to AN0 and repeat.






## FSM\_ece2700


The FSM for "ECE2700" has the same state diagram as that of the FSM for "HELLO." The transition and outputs processes are displayed.



```
architecture Behavioral of FSM ece is
    type state is (S1, S2);
    signal y: state;
begin
    Transitions: process(clock, resetn, Ec, y)
    begin
        if resetn = '0' then y <= S1;
        elsif (clock'event and clock = 'l') then
            case y is
                 when S1 \Rightarrow y \leq S2;
                 when S2 \Rightarrow y \leq S2;
            end case;
        end if:
    end process;
    Outputs: process (clock, resetn, Ec, y)
    begin
        s 1<= '1'; Er <= '0'; --default values
        case y is
            when S1 => Er <= '1'; s 1 <= '1';
            when 52 \Rightarrow
                 if Ec = '1' then Er <= '1'; s 1 <= '0';
                 end if:
        end case:
    end process;
end Behavioral:
```

#### Demo





#### Conclusions

- Four patterns and speed controlled by switches
- Total of 5 FSMs
- Datapath circuit
  - 7-bit registers
  - Shift registers
  - MUXs
  - NOT & AND gates
  - Serializer
    - FSM controlled by 1ms counter
    - Decoder
    - MUX

#### References

Llamocca, Daniel. "Notes - Unit 7." *Introductions to Digital Systems Design*, Jan. 2018,pp.12–

 $13., moodle. oakland. edu/pluginfile.php/4385644/mod\_resource/content/5/Notes\%20-\%20Unit\%207.pdf.$ 

Llamocca, Daniel. "Unit 7: Digital System Design." VHDL Coding for FPGAs, slides6-

 $7., http://www.secs.oakland.edu/\sim llamocca/Tutorials/VHDLFPGA/Unit\%207.pdf$ 

Llamocca, Daniel. "Serializer: Four 7-segment displays." *VHDL Projects* (*VHDLfiles,testbench*),http://www.secs.oakland.edu/~llamocca/Tutorials/VHDLFP GA/ISE/Unit\_7/serializer.vhd