



Course Information

INSTRUCTOR	Daniel Llamocca			
CONTACT INFO	email: llamocca@oakland.edu			
OFFICE HOURS	Thursday 2:00 to 4:00 pm @ Room EC-438, or by appointment Virtual Office hours also available (on Moodle → Virtual Office hours via Zoom)			
LECTURES	CRN 42739: Tuesday/Thursday 5:30 pm - 7:17 pm @ Room DH-127 (Dodge Hall) * This is an “In-Person” class (the online method of instruction is not available). Tests (exams, quizzes), and laboratories will not be administered online. <ul style="list-style-type: none">▪ In-person sessions on Thursdays▪ Asynchronous sessions (videos) on Tuesdays			
TAs	<ul style="list-style-type: none">▪ Michael Bowers mkbowers@oakland.edu▪ Abd Alrahman Al Nounou aalnounou@oakland.edu			
LABORATORY				
Section	CRN	Time	TAs	
005	42472	Wednesday 11:30 am – 2:30 pm @ Room EC-562	Michael	Abd Alrahman
007	43926	Thursday 7:30 pm - 10:30 pm @ Room EC-562	Michael	Abd Alrahman
011	44038	Tuesday 11:30 am – 2:30 pm @ Room EC-562	Michael	Abd Alrahman

COURSE CATALOG DESCRIPTION: ECE 2700 – Digital Logic Design (4 credits)

Boolean algebra; number systems and arithmetic, combinational logic circuits; synchronous sequential circuits; asynchronous sequential circuits; introduction to a hardware description language (HDL). With Laboratory. (Formerly ECE 278).

Prerequisite(s): EGR 240 or EGR 2400.

COURSE MATERIALS

- The course material will be hosted on Moodle (moodle.oakland.edu). Grades will be periodically posted via this system.
- As a backup resource, the material will also be posted at: www.secs.oakland.edu/~llamocca/Fall2022_ece2700.html
- VHDL for FPGAs Tutorial: Available at the following permanent link: www.secs.oakland.edu/~llamocca/VHDLforFPGAs.html

TEXTBOOK

- A textbook is not required. Class notes will be provided for every unit. Students are encouraged to use the extra references.

EXTRA REFERENCES:

- Bryan J. Mealy, James T. Mealy, *Digital McLogic Design*, Free Range Factory, 2012 ([free download](#)).
- Bryan Mealy, Fabrizio Tappero, *Free Range VHDL*, Free Range Factory, 2013 ([free download](#)).
- S. Brown, Z. Vranesic, *Fundamentals of Digital Logic with VHDL Design*, 3rd ed., McGraw Hill, 2009. (suggested)
- Peter J. Ashenden, *The Student's Guide to VHDL*, 2nd ed., Elsevier, 2008.

COURSE OBJECTIVES

- Design and analyze combinational and sequential logic circuits. (1)
- Design and analyze finite state machines. (1)
- Perform addition, subtraction, and multiplication in binary arithmetic. (1)
- Describe memory operation and memory addressing. (1)
- Describe digital circuits using VHDL and implement them on an FPGA. (1, 6)
- Perform functional and timing simulation of a digital circuit described in VHDL. (1,6)
- Describe how combinational and sequential components can be used to design a datapath and control unit for implementing digital systems. (1, 2)
- Work in a team environment to design a digital system and communicate the results in a written report and an oral presentation. (1, 2, 3, 6)

ABET Course Outcomes:

1	2	3	4	5	6	7
---	---	---	---	---	---	---

GRADING SCHEME:

Homeworks:	15%	Final Project:	15%
Quizzes:	10%	Midterm Exam:	20% (October 20 th , 5:30-7:17 pm)
Laboratory:	20%	Final Exam:	20% (December 13 th , 7:00 – 10:00 pm)


- **Homeworks:** Homework assignments are meant to strengthen your conceptual understanding of the topics. Completing homework assignments is a key component of this course as it will help students master the course material and prepare them for the exams.
Homeworks will be posted according to the schedule (green rectangles). Students have one week (except for HW1) to turn in the completed assignments (via Moodle). Late submissions are NOT accepted.
- **Quizzes:** They will have a duration of 20 minutes at the beginning of class.
- **Exams:** Closed-books, closed-notes, in-class exams. The final exam will be a comprehensive test that will cover the whole syllabus. Students are not allowed to take the exams neither before nor after the exam date. Make-up exams are given *only* under extreme circumstances (e.g.: medical emergency, jury duty).
- **Laboratory:** This important component of the class will reinforce your understanding of the topics. There will be six (6) lab experiments throughout the semester.
TAs will be present every week during the regularly scheduled laboratory times. Students can work during those times or at any other time and place.
Depending on the lab assignment, students have 1 or 2 weeks to complete them and have them checked off by the TA.
** There is a late policy on laboratory assignments.*
- **Final Project:** Students will work in groups (up to 4) in a Final Project. Each group will prepare an oral presentation and submit a final report. Presentations will take place on Dec. 1st.

GRADE ASSIGNMENT:

96-100	A	4.0
90-95	A-	3.7
85-89	B+	3.3
80-84	B	3.0
72-79	B-	2.7
66-71	C+	2.3
60-65	C	2.0
56-59	C-	1.7
53-55	D+	1.3
50-52	D	1.0
49 and below	F	0.0

LABORATORY MATERIALS

- **Hardware:** Nexys™ A7 FPGA Trainer Board - Option: A7-50T (you can also use the Nexys™-4 DDR Artix-7 FPGA Board)
✓ To order: <https://store.digilentinc.com/nexys-a7-fpga-trainer-board-recommended-for-ece-curriculum/>
If you do not plan to take ECE4710, you can use the Basys3 Trainer Board:
✓ To order: <https://store.digilentinc.com/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/>
- **Software:** Vivado ML Standard edition (2021.1 version or earlier) (free software, formerly known as Vivado HL Webpack)
✓ To download: <https://www.xilinx.com/products/design-tools/vivado/vivado-ml.html>



OUTLINE OF TOPICS

Introduction to Logic Circuits	<ul style="list-style-type: none"> Boolean Algebra Sum-of-Products and Product-of-Sums forms Logic Gates. Timing diagrams 	
Optimized Implementation of Logic Functions	<ul style="list-style-type: none"> Basic Techniques Karnaugh Maps Quine-McCluskey algorithm 	
Implementation Technology	<ul style="list-style-type: none"> Logic Levels, CMOS Logic gates Tri-state buffers, Transmission Gates Practical aspects: propagation delay, noise margin, hazards Programmable Logic Devices, Field Programmable Gate Arrays 	
Number Systems and Computer Arithmetic	Unsigned integer numbers	Binary representation Octal and hexadecimal representation Addition and subtraction
	Signed integer numbers	Binary representation Addition and subtraction
	Multiplication of integer numbers	Array multiplier for unsigned numbers Multiplication of signed numbers
	<ul style="list-style-type: none"> Binary Codes Introduction to Fixed-point arithmetic 	
Combinational Circuits	Basic circuits	Multiplexers, De-multiplexers, Shannon Expansion Theorem Decoders, Encoders, Comparators Code Converters: BCD to 7-segment, Gray to BCD, etc. Parity generators and parity checkers
	Complex circuits	Look-up Tables Arithmetic Logic Unit (ALU) Design Barrel shifter
Synchronous Sequential Circuits	Basic circuits	Flip flops and latches Registers, shift registers Parallel access shift registers: parallel-to-serial/serial-to-parallel conversion Counters: synchronous, BCD, Ring, Johnson Random Access Memory
	Finite State Machines (FSMs)	Moore and Mealy state Models Design Steps: State Diagram, State Table, State assignments. Algorithmic State Machine (ASM) charts
Introduction to Digital System Design	<ul style="list-style-type: none"> Digital system (or special-purpose processor) components: Datapath circuit, Control Circuit Design examples: Small processor, shift-and-add multiplier, sequential divider. 	

VHDL: FOR EVERY TOPIC, AN ASPECT OF VHDL DESCRIPTION WILL BE EXPLORED.








Introduction	<ul style="list-style-type: none"> Design Flow: Design Entry, Functional Simulation, Mapping, Timing Simulation, Implementation Data Types VHDL Description: Logic Gates VHDL Testbench Generation
Concurrent Description	<ul style="list-style-type: none"> Concurrent statements: 'with-select', 'when-else' Combinational circuits description: (priority) encoder, decoder, comparator, mux, de-mux.
Behavioral Description	<ul style="list-style-type: none"> Asynchronous processes Behavioral description of Combinational circuits: (priority) encoder, decoder, comparator, mux. Sequential statements: 'if-else', 'case', 'for-loop'
Structural Description	<ul style="list-style-type: none"> Hierarchical design: Use of port-map, for-generate, if-generate. Examples: Adder, multiplier, Arithmetic Logic Unit, Look-up Table
Sequential Circuits	<ul style="list-style-type: none"> Testbench: generating clock stimulus Asynchronous processes: Latches Synchronous processes: flip-flops, counters, registers Description of Finite State Machines
Parameterization	<ul style="list-style-type: none"> Simple techniques Use of for-generate, if-generate.

OUTLINE OF COURSE TOPICS, ASSOCIATED ASSIGNMENTS AND REFERENCE MATERIAL.

TOPICS SHADED IN GRAY: RECORDED LIVE LECTURES (ZOOM)

TOPICS SHADED IN RED: PRE-RECORDED LECTURES (PANOPTO VIDEOS)

*IN-PERSON LECTURES TAKE PLACE ON THURSDAYS (MARKED WITH )

Week		Unit	Topics	Associated Material	Assignments
1	09/01	1	Class policies. Class structure	Syllabus	
			Boolean Algebra 	Lecture Notes – Unit 1	
2	09/06	1	Canonical Forms, Logic Gates, Timing Diagram	Lecture Notes – Unit 2	
			VHDL: logic gates, testbench generation.	VHDL for FPGAs Tutorial # 1	
			Experiment: First VHDL example		
	09/08	2	K-maps: 2, 3, 4 variables. “Don’t care” outputs. Quine McCluskey algorithm. 	Lecture Notes – Unit 2	
			VHDL: Use of std_logic_vector	VHDL for FPGAs Tutorial # 1	
3	09/13	2	VHDL: structural description.	Lecture Notes – Unit 2	Homework 1
			Experiment: 4-bit adder	VHDL for FPGAs Tutorial # 4	Laboratory 1
	09/15	3	Logic Levels, CMOS Logic gates. Tri-state buffers		
			Propagation delay, hazards	Lecture Notes – Unit 3	
			Programmable Logic Devices, Field Programmable Gate Arrays		
4	09/20	4	Binary representations	Lecture Notes – Unit 4	Laboratory 2
			Unsigned integer numbers. Addition and subtraction	VHDL for FPGAs Tutorial # 4	
			Experiment: 4-bit subtractor		
	09/22	4	Signed (SM, 1C, 2C) integer numbers. Addition and subtraction		
			Multiplication of integer numbers. Binary codes	Lecture Notes – Unit 4	
			Introduction to Fixed-Point Arithmetic		
5	09/27	4	Design Examples	Lecture Notes – Unit 4	
		5	Multiplexor, Demultiplexor, Decoder, Encoder, LUT	Lecture Notes – Unit 5	
	09/29	5	Examples: Timing diagrams, 3-variable function with 4-to-1 MUX	Lecture Notes – Unit 5	Quiz 1
			VHDL: Concurrent description: with-select, when-else	VHDL for FPGAs Tutorial # 2	
			Experiment: 4-to-16 decoder out of five 2-to-4 decoders		
6	10/04	5	Shannon’s Expansion	Lecture Notes – Unit 5	Homework 2
			VHDL: Asynchronous processes	VHDL for FPGAs Tutorial # 3	Laboratory 3
	10/06	5	ALU, Barrel Shifter. Examples for Midterm preparation. 	Lecture Notes – Unit 5	
7	10/11	6	Latches and flip flops. Timing Diagrams. Examples.	Lecture Notes – Unit 6	Laboratory 4
			VHDL: flip flop description		
	10/13	6	Registers, shift-registers, counters. Timing diagrams. Examples	Lecture Notes – Unit 6	Quiz 2
		6	VHDL: description of registers, counters	VHDL for FPGAs Tutorial # 5	
8	10/18	6	Counter: accumulator-based design. RAM. Examples	VHDL for FPGAs Tutorial # 5	
			Experiment: 2-bit counter implementation.		
	10/20		Midterm Exam		
9	10/25	6	Finite State Machines. Moore and Mealy FSMs. Timing Diagrams.	Lecture Notes – Unit 6	Homework 3
			Circuits: Sequence Detectors, Pulse Detector		
	10/27	6	VHDL: FSM description. Experiment: Sequence detector implementation	Lecture Notes – Unit 6	
			Algorithmic State Machine (ASM) Charts). Exercises.	VHDL for FPGAs Tutorial # 6	
			Experiment: Sequence detector implementation (ASM)		
10	11/01	6	Exercises with ASM charts. Experiment: Arbiter implementation (ASM)	Lecture Notes – Unit 6	Laboratory 5
		7	Digital Systems: Overview. RGB LED Control.	Lecture Notes – Unit 7	
			Experiment: RGB LED Control	VHDL for FPGAs Tutorial #7	
	11/03	7	Digital Systems: VHDL implementation, standard blocks, Timing Diagram. 	Lecture Notes – Unit 7	Quiz 3
11	11/08	7	7-segment serializer + VHDL description. UART, PS2 Keyboard, Stopwatch.	Lecture Notes – Unit 7	Homework 4
			Example: Special counter: Timing Diagram.	VHDL for FPGAs Tutorial # 7	Laboratory 6
	11/10	7	Experiment: 7-segment serializer implementation. Exercises. Intro to uP. 	VHDL for FPGAs Tutorial # 7	
12	11/15	7	Timing Diagrams: Bit-counting circuit	Lecture Notes – Unit 7	
		7	Experiment: Bit-counting circuit implementation		
	11/17	7	Experiment: Special counter implementation 	Lecture Notes – Unit 7	Quiz 4
13	11/22	7	Timing Diagrams: Sequential multiplier	Lecture Notes – Unit 7	
			Simple Microprocessor		
		7	Experiment: Sequential multiplier implementation	Lecture Notes – Unit 7	
14	11/29	7	Final Exam Preparation	Lecture Notes – Unit 6 - Unit 7	
	12/01		Final Project - Presentation 		
15	12/13		Final Exam		

TECHNICAL ASSISTANCE

- If you have general questions about the course (such as due dates, content, etc.) or trouble accessing any of the content in this course, please contact the instructor.
- For Moodle technical issues that you cannot resolve on your own, please contact the e-LIS (e-Learning and Instructional Support) office:
 - ✓ e-LIS Helpdesk Phone: (248) 805-1625
 - ✓ Submit a Moodle help ticket

REQUIRED TECHNOLOGY AND BACKUP PLAN

- To fully participate in this class, you will need an internet connected computer with the most updated version of your favorite web browser installed.
 - ✓ In the event that your computer crashes or internet goes down, it is essential to have a "backup plan" in place where you are able to log in using a different computer or travel another location that has working internet.
 - ✓ Students can access the SECS lab software (including Vivado) via [Remote Desktop service](#). For assistance, contact the [SECS technology office](#).
 - This can be helpful for code design, syntax checking, and simulation. However, for hardware verification, students need to physically connect the FPGA Board to the computer and test the circuit on the board (this step cannot be done remotely).
- Your computer should be able to run the Vivado software. Go [here](#) for a description of operating system support.
- Any files you intend to use for your course should be saved to a cloud solution (Google Drive, Dropbox, etc.) and not to a local hard drive, USB stick or external disk. Saving files this way guarantees your files are not dependent on computer hardware that can fail.
- **Homeworks:** They are posted as pdf files, and students need to post their work as pdfs. In order to do this, students need to be proficient in editing pdfs or generating pdfs out of scanned pages or pictures. It is the student's responsibility to:
 - ✓ Ensure that the submitted file is correct. Corrupted, unrelated, or invalid files will be assigned **0** (no exceptions).
 - ✓ Submit the assignment on time (by 11:59 pm on the due date). Late submissions will NOT be accepted.
- In the event of a snow day that coincides with a quiz or exam, the test will be administered online. The instructor will post the quiz or exam as a pdf file and students need to post their work as a pdf file. In order to do this, students need to be proficient in editing pdfs or generating pdfs out of scanned pages or pictures.

CLASS POLICIES

- **The instructor is expected to:**
 - ✓ Grade assignments within a week (or two when it comes to homeworks) of the assignment deadline.
 - ✓ Login into the course every day, at least 5 days a week.
 - ✓ Respond to emails and to Q&A forums replies within 1-2 days.
- **Students are expected to:**
 - ✓ Ensure that their computer is compatible with Moodle.
 - ✓ Follow the calendar of events and complete all assignments by their deadline. Students are responsible for ensuring the timely and correct submission of their assignments.
 - ✓ Respond to emails within 2 days
 - ✓ Participate in a thoughtful manner
 - ✓ Respect rules of etiquette
 - Respect your peers and their privacy
 - Use constructive criticism
 - Refrain from engaging in inflammatory comments.
- **E-mail communication:** The instructor will only respond to emails from students that use their Oakland.edu account. Answering student emails from an email other than an Oakland.edu email is in violation of FERPA because the identity of the sender or receiver cannot be verified.
- **Course Questions & Answer Forum:** Students are encouraged to use this forum to post questions (associated with the course content) that they deem of interest to their classmates. The instructor will intervene periodically.
- **Laboratory:** Students must be aware of their Laboratory section (e.g.: 002, 003, 004, 005, ...). This will be used to determine whether a student is late in their laboratory submission. Students are advised to attend on the day of their respective Laboratory Section. However, students can attend any other Laboratory Section if there is space available. Students will be able to complete a TA evaluation form at the end of the semester.
 - ✓ For every laboratory, students must demo their work to the TA. Then, they must submit their work files to Moodle. Work files submitted without demoing will not be considered.

- Once a student demos, the TA will sign off the lab sheet and keeps it. It is strongly recommended that students keep a digital copy of the signed sheet as proof of work.
- ✓ Note that the laboratory work is individual, and students are not allowed to submit their work in groups.
- ~~**COVID-19 guidelines:** Students are strongly advised to refer to the following [site](#) for up to date information regarding Daily Health Screenings, Masking, Social Distancing, etc. Classroom procedures are outlined [here](#).~~
 - ~~✓ Students can only join the classroom or laboratory when they are cleared with the appropriate green banner display on the Daily Screening Form.~~
 - ~~✓ OU has instituted a mandatory indoor mask policy on campus regardless of vaccination status. A properly worn mask must cover the nose and mouth. Face shields alone will NOT serve to meet the mandatory mask policy. If a student comes to the classroom or laboratory without a mask (or improperly worn), the instructor or TA will ask the student to properly put a mask or leave.~~
 - ~~✓ OU takes these guidelines very seriously. Any non-compliance incident will be immediately referred to the Dean of Students' Office (OUPD may be called if a student is disruptive). The instructor or TA may cancel the class lecture or laboratory session for the day.~~
- **Academic conduct policy:** All members of the academic community at Oakland University are expected to practice and uphold standards of academic integrity and honesty. Academic integrity means representing oneself and one's work honestly. Misrepresentation is cheating since it means students are claiming credit for ideas or work not actually theirs and are thereby seeking a grade that is not actually learned. Academic dishonesty will be dealt with seriously and appropriately. Academic dishonesty includes, but it is not limited to cheating on examinations, plagiarizing the works of others, cheating on lab reports, unauthorized collaboration in assignments, hindering the academic work of other students.
 - ✓ Any instances of Academic misconduct will be referred to the Dean of Students' Office. Students involved in allegations of academic misconduct are strongly advised to have an adviser (OU faculty, staff, or student) to offer support to the student.
- **Special Considerations:** Students with disabilities who may require special consideration should make an appointment with campus Disability Support Services, 106 North Foundation Hall, phone 248 370-3266. Students should also bring their needs to the attention of the instructor as soon as possible. For academic help, such as study and reading skills, contact the Academic Skills/Tutoring Center, 103 North Foundation Hall, phone 248 370-4215.
- **Add/Drops:** The university policy will be explicitly followed. It is the student's responsibility to be aware of deadline dates for dropping courses.
- **Attendance:** It is assumed that the students are aware of and understand the university attendance policy. Attendance is mandatory and maybe monitored. Students are responsible for all material covered in classes that they miss. There will be no excuses for being late to quizzes/exams.
- **Athlete Excused Absences:** Students shall inform the instructor of dates they will miss class due to an excused absence prior to the date of that anticipated absence. For activities such as athletic competitions whose schedules are known prior to the start of a term, students must provide their instructors during the first week of each term a written schedule showing days they expect to miss classes. For other university excused absences, students must provide the instructor at the earliest possible the dates that they will miss.
- **Special Circumstances:** The instructor should be notified as early as possible regarding any special conditions or circumstances which may affect a student's performance during the course timeframe (e.g., medical emergencies, family circumstances).
- **Mental Health Resources:** Oakland University is committed to advancing the mental health and well-being of its students. If you or someone you know is feeling overwhelmed, depressed, and/or in need of support, services are available. For help, contact the OU Counseling Center in the Human Health Building at (248) 370-3465 or the SEHS Counseling Center at 250A Pawley Hall, (248) 370-2633, <https://oakland.edu/counseling/sehs-cc/>. Student resources can also be found at <https://www.oakland.edu/deanofstudents/student-health-safety-resources/>. For immediate 24/7 services contact Common Ground at <https://commongroundhelps.org/#/> via chat or call or text the word "hello" to 1-800-231-1127.
- **Cellphones:** A ringing cellphone going off during a lecture is disruptive to other students as well as the instructor. Students are strongly advised to set their cellphones to vibrate (not ringing) and leave the classroom discretely to answer the phone.