



#### The architecture 3x3 Matrix Multiplication for unsigned numbers.

Team Members: Nour Alnounou, Genbela Lifo, Maryam Yaqo, Maryam Zadoyan e-mails: nalnounou@oakland.edu, lifo@oakland.edu , maryamyaqo@oakland.edu, maryamzadoyan@oakland.edu.

### Introduction

The project shows step-by-step the planning of the architectural design, the implementation, and the final results.

The architecture of the matrix multiplexer project was implemented through VHDL in the Xilinx Vivado Design Suite. For this project, an external keyboard was utilized as the system's input, which is connected through a USB port to the Nexys A7-100T board. The board will be programmed to turn the 8-bit input from the keyboard into a 4-bit input and to complete the 3x3 matrix. After the signal goes through the matrix process it will be converted from Hex to a 7-segment decoder which after will display the results on the board.



# System State Diagram

- □ Starting from the Restet to the first state.
- □ After getting the data from the keyboard the done is received.
- □ The enable for the decoder will be one and the address 00000 is sent.
- □ The second enable remains 1 and Dd done for the flip flop will be 0.
- □ This process repeats until state 18. After the last data from the keyboard will receive the done. Then both enables and the dd will be 1 which concludes all the data and the process goes back to state 1.









$$= \frac{(aj + bm + cp)}{(dj + em + fp)} (ak + bn + cq) (al + bo + cr)$$
  
(dj + em + fp) (dk + en + fq) (dl + eo + fr)  
(gj + hm + ip) (gk + hn + iq) (gl + ho + ir)

### Methodology

The process of building the circuit consists of one somewhat challenging circuit. The circuits not only requires knowledge on how to wire and code the components together but also understand how metsics work. The picture on the side show the math behind the multiplication of two 3 by 3 matrices

### Simulation

Mux.vhd × tb_top_1.vhd × decoder2.vhd × tb_top_1_behav.wcfg* × ? © []															
ର୍ 💾 ବ୍ ର୍	22 - •F - •F - •F - •	12 3	±r   +Γ	[ [+   +[	[++]										0
375.000 ns												^			
Name	Value			380 ns	390 ns	400 ns	:	410 ns	420 ns	430 ns	440 ns	450 ns	460 ns	470 ns	480 ns
<sup>1</sup> clock	1														
16 resetn	1														
🔓 done	0														
> 😼 Dout[7:0]	22							2	2		70				
> 😻 switches[3:0]	0		(		1		2	3	4	5	6	7		8	
<sup>1</sup> 8 dn	1														
> <sup>IIII</sup> x[7:0]	03					03									
> 😻 ca_cg[6:0]	0000001			0000001							0000110	)			
> 🐸 leds[6:0]	1111110			1111110			Χ				1111001				
> 🐸 segs[6:0]	0000001			0000001			Χ				0000110	)			
> 😻 an[7:0]	253			253			X				254				
> 💆 omux[3:0]	0000			0000			Χ				0011				
18 E	0														
ЧТ	10000 ps					1			1000	0 ps					
															~
	< >	<													>

## Simulation

e	Mux.vhd × tb_top_1	.vhd × decoder2.vh	1_behav.wcfg*		
Scop	ର୍ 💾 ବ୍ ର୍	X 📲 K M	12 2r +	[+   +	
ces				830.000 ns	
Sour	Name	Value		830 ns	8
Objects	le clock	0			
	🔓 resetn	1			
	18 done	0			
	> 😼 Dout[7:0]	70			
	> 😻 switches[3:0]	0	8	0	
s	18 dn	1			
Protocol Instance	> 🖏 x[7:0]	f3			
	> 😽 ca_cg[6:0]	0000110			
	> 🖬 leds[6:0]	1111001			
	> 🖬 segs[6:0]	0000110			
	> 😻 an[7:0]	254			
					Γ.

SIMULATION - Behavioral Simulation - Functional - sim\_1 - tb\_top\_1

.vhd × tb_top_1	.vhd × decoder2.vh	d ×	tb_top	_1_behav.wcfg	×									? 🗗
💾 Q. Q.	22   <b>•</b>   K   <b>H</b>	<b>e</b>   :	±r   +[	Te ⊨F										
				830.000 ns										
me	Value			830 ns	840 ns	850 ns	860 ns	870 ns	880 ns	890 ns	900 ns	 910 ns	920 ns	930 ns
clock	0													
eresetn	1													
done	0													
Dout[7:0]	70						7	0						22
switches[3:0]	0	1	8	0	1	2	3	4	5	6	7		8	
dn	1													
<sup>©</sup> x[7:0]	f3							f	3					
ca_cg[6:0]	0000110					0	000110					(	0111000	
leds[6:0]	1111001					1	111001				X	1	000111	
segs[6:0]	0000110					0	000110					(	0111000	
an[7:0]	254						254						253	
omux[3:0]	0011						0011						1111	
E	0													
Т	10000 ps							1000	0 ps					



Demo Video

