Signed 6-Bit Calculator

 \square

Designed and Presented By:

Michael Dunnigan, Shahul Hameed Arif Batcha, and Andrew Waite

The Design:



Divider:

• Based on Professor Llamocca's Unsigned Divider



Comes in as a signed(2C) number



Use the MSB of both inputs to convert back to a 2C Signed Answer



Multiplier



- Very basic component takes advantage of VHDL's built in math functions.
- Takes two 6-bit inputs and saves them as a 12 bit output
- F <= A*B;



Basic 4-to-1 MUX

- Backbone of the output function of the calculator
- Receives the answer of all four operations and outputs only the desired answer.



7-Segment Decoder

- Receives answer as a 6-bit signed(2C) number
- Converts to a 12 bit signed BCD and then segmented into three four bit numbers
- A counter and state machine enables each display and changes the data once every millisecond.



Problems Faced

- Organizing Files
 - Each member made files with the same function that needed to be consolidated when all the files were put together. (e.g. 'Full Adder' vs 'FA')
- Using multiple 7-segment displays at the same time
- Code working individually but not when integrated together



Demonstration:



Thank You!

Any Questions?

