### **Counting Cars in Parking Lot**



ECE 2700 Final Project – Fall 2020 School of Engineering and Computer Science, Oakland University

Group : Ivan Dawood ivandawood@oakland.edu Sara Elia saraelia@oakland.edu Tuan Nguyen Tuannguyen@oakland.edu Instructors: Daniel Llamocca



December 05, 2020

### **Abstract:**

The purpose of this project is to create a VHDL code and implement it to the Atrix-A7 board to be able to detect the amount of vehicles entering and exiting the parking garage by adding 1, or subtracting 1 and displaying it to the seven segment display. This is important because it would make it easier for people to know if they should enter the garage and try to find parking.

Our project could reduce that if the driver is provided with vacancy information of a parking garage by detecting and counting the number of cars in the garage.

### **Introduction:**

- The purpose of this project is to focus on parking garages and making them faster, less crowded and easier to navigate through.
- During busy times like the holidays, people like to go out and have fun, and usually in busy places like downtown Detroit, there are not many parking areas except on the street and parking buildings.
- The parking spaces on the street are usually timed, which causes people to go into the parking buildings, and that is where people spend the most time navigating through the crowded building just to find out that it is full.
- With the sensors and the seven-segment display added, people would know if the garage is full, and move on to the next one to save time.
- To improve a parking garage, placing a sensor at the entrance and exit will speed up the process because it will allow the sensors to detect the vehicle before reaching a complete stop, and open the gate. It will also do the same when a vehicle is exiting.
- The sensors will also send a signal to the seven-segment display to show the customers if there is space available. If no space is available, the gates will remain shut.

### **Designment:**

### 1. Electrical Subsystem Overview



We have two sensor such as sensor A to detect cars go in and sensor B to detect cars go out the parking.

When sensor A is activated high , the BCD counter will count up (+1). When sensor B is activated high, the BCD counter will count down (-1).

Two sensors will be connected to the Atrix-A7 board to control gate in and gate out.

The number of cars in parking will be displayed on two seven segment LED. The maximum which we design for this parking is 99.

Figure #1: Block Diagram of The Circuit



# 2. Computer Subsystem OverviewA. FMS Detector:









### A. FMS Detector(cont'd)



When sensors do not detect any cars entering or exiting the parking garage, they will signal active low '0', and will signal Active high when cars enter or exit. However, when cars rarely move in or out, the sensor will go back '0'. The FSM detector "010" will be used in VHDL code to detect cars in or out, and it will output Up and output Down of the FSMs to connect BCD U/D Counter.

### B. FSM:



### 2. Hardware Overview



Our system is designed to be able to count to a maximum number of 99 vehicles. When BCD count reaches 99, we only allow cars to exit. For those reasons, the gate in will be closed although sensor A is activated, and only the gate out can be opened when sensor B is activated.

When the number of cars is 99, the led middle will light and we know that the parking lots are full. We cannot allow cars to be able to get in.

### **The Program Code:**

### **Top File:**

library IEEE;

use IEEE.STD LOGIC 1164.ALL; use ieee.math real.log2; use ieee.math real.ceil; -- This file works for the Nexys-4 Board with eight 7-segment displays entity Count Car is port (resetn, Up, Down, E, clock: in std logic; -- resetn: active-low input, Start: active-high input seqs: out std logic vector (6 downto 0); en: out std logic vector (7 downto 0); Full, Gate in, Gate out: out std logic); -- eight 7-segment displays end Count Car; architecture Behavioral of Count Car is component mybcd udcount is port ( clock, resetn, E, Up, Down: in std logic; Q: out std logic vector (3 downto 0); z\_up ,z\_down:out std logic); end component; component Counter generic (COUNT: INTEGER:= (10\*\*8)/2); -- (10\*\*8)/2 cycles of T = 10 ns --> 0.5 s port (E, clock, resetn: in std logic: Q: out std logic vector ( integer(ceil(log2(real(COUNT)))) - 1 downto 0); z: out std logic); end component; component sevensed port (bcd: in std logic vector (3 downto 0); sevseq: out std logic vector (6 downto 0); EN: out std logic vector(3 downto 0) ); end component; signal E\_fsm,Up\_00, Down\_00, Up\_0,Up\_1,Down\_0,Down\_1, z\_up\_0, z\_up\_1,z\_down\_0, z\_down\_1: std\_logic; signal omux, Q\_0, Q\_1, ENt: std logic vector (3 downto 0); signal s: std logic; type state is (S1, S2); signal y: state; type state 1 is (SA, SB, SC); signal y 1: state 1; type state\_2 is (SD,SE,SF); signal y 2: state 2;

#### Test Bench:

END:

-- Instantiate the Unit Under Test (UUT) uut: Count Car PORT MAP ( resetn => resetn, clock => clock. E => E, Up => Up. Down => Down, segs => segs, EN => EN. Gate in => Gate in, Gate out => Gate out, Full => Full ); -- Clock process definitions clock process :process begin clock <= '0'; wait for clock period/2: clock <= '1'; wait for clock period/2; end process; -- Stimulus process stim\_proc: process begin -- hold reset state for 100 ns. wait for 100 ns: resetn <= '0'; E <='0'; Up <= '0'; Down <='0'; wait for clock period\*2; resetn <= '1'; E <='1'; li: for i in 0 to 100 loop wait for clock period\*2; Up <= '0';Down <='0'; wait for clock period\*2; Up <= 'l';Down <='0'; end loop; 11: for 1 in 0 to 99 loop wait for clock period\*2; Up <= '0';Down <='0';</pre> wait for clock period\*2; Up <= '0';Down <='1'; end loop; Up <= '0';Down <='0'; wait: end process;

### **The Simulation:**

tb_Count_Car_behav.wcfg														_ D @ X			
																	•
																	-
Name	Value	0 fs	<u> </u>	200,000,000 £	s +	400,000,000 fs		600,000,000 fs		800,000,000 fs		1,000,000,000	£s	1,200,000,000	fs	1,400,000,000 #	:= 
🔓 resetn	1																
le clock	1	JUUUUUUUUUU	hnnnnnnn	μουσοσου		1000000000	10000000000	1000000000	10000000000		10000000000		1000000000	1000000000	JUUUUUUUUUU		UUUUUUUU
le E	0																
lown	1				$\mathbf{P} \mathbf{u} \mathbf{v}$												
> 😻 segs[6:0]	20	•	1	4f 12 0	6 4c 24	20 0f 00	04 01	4f 12 06	4c 24	20 X 01 X 00	04 01	4f 12 06	4e 24	20 X 0f X 00	04 01	4f 12 06	4c 24
> 😻 EN[7:0]	fe								f								
Gate_out	1																
Gate_in	0																
	6		<u> </u>		L, , , , , , , , , , , , , , , , , , ,												
> V Q_1[3:0]	1	<u> </u>	/	<u> </u>	<u></u>	<u>• ^ · ^ •</u>	▞᠊ᢩᡷᠧᡱᢩ	1 / 2 / 3		<u>• ^ ´ ^ •</u>		1 / 2 / 3	2	- $        -$		<u> </u>	<u>^ * ^ &gt;</u>
1 z_up_0	0														Î		
1å z_down_0	0																
18 Up_00	0																
Cown_00	0																
	< >	<															1

## The Simulation (cont'd):

#### tb\_Count\_Car\_behav.wcfg \_ D 7 X Q 💾 @ @ 💥 📲 Η ▶ 🖻 🖆 🕂 🕼 📲 ۵ 4,000,000,000 fs Value |5,000,000,000 fs Name 4,200,000,000 fs 4,400,000,000 fs 4,600,000,000 fs 5,200,000,000 fs 5,400,000,000 fs le resetn nnnnnnnnnnnnnnnnn Clock ndononno e E le Up Down Segs[6:0] 20 24 20 0f 00 ENI7:01 Gate\_out Gate in 🔓 Full V Q\_0[3:0] 4 5 6 7 8 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 7 6 5 4 3 2 1 0 9 8 7 V Q\_1[3:0] 9 16 z\_up\_0 z\_down\_0 1 Up\_00 Down\_00 > <

### The Demo Video for The System:

p=sharing

### https://drive.google.com/file/d/128w0fjnYghkWQCH9NuSwlKgSbvs2uqvC/view?us



### **Conclusion:**

Today, energy and money is being wasted when people are trying to find a parking spot inside garages.

Our project could reduce that if the driver is provided with vacancy information of a parking garage by detecting and counting the number of cars in the garage.

### Work cited:

Digital Logic Design VHDL Coding for FPGAs Unit 6- Daniel Llamocca.

Digital Logic Design VHDL Coding for FPGAs Unit 7- Daniel Llamocca.