

# ECE 2700 Final Design Project

Instructor: Dr. Llamocca

Group Members


- Yezan Hussein
- Brandon Londo
- Thomas Quinn
- Alexander Vincent

Fall 2017



# Traffic Light Controller

Anodes 5 and 4 on seven segment display




Anodes 1 and 0 on seven segment display

Tri-color LEDs,  
(traffic lights, East-  
West being  
rightmost and North-  
South being leftmost

Switches SW4 down to SW0,  
where user defines green light  
time and can decide operation of  
traffic light controller







# Top level description

- The Traffic Light Controller top file is composed of eight individual components.
- The main 'brain' of this traffic light controller is called FSM1, it provides direction and order to all other components of the circuit.
- The data path is then composed of two multiplexers, four counters, and the Serializer. These components make the traffic light controller operation possible.
- At the top level the **inputs/outputs** consist of: **switch SW**, this switch enables the user to choose between day or night traffic operations, switches **ADREW** and **ADRNS**, these switches allow for the user to define a particular amount of time (15,30,45,60)seconds that a green light will stay green for, as well as provide information to the serializer, which then allows for those times to be displayed on the 7-segment displays. The signals **SNS** and **SEW** represent the correct combinations of red, green, and blue in order to obtain red, yellow, and green from the tri-color LEDs. The signal **SEG7** indicates the information that the 7-segment displays will show and the signal **AN** directs that information to display on the correct digit. (resets and clock signals are implied here).

# FSM\_Count






# FSM\_1



# Serializer



```

-- Counter: 0.001s
gz: my_genpulse generic map (COUNT => 10**5)
    port map (clock => clock, resetn => resetn, E => '1', z => E);

with SW1 select
D <= "0001" when "00",
    "0011" when "01",
    "0100" when "10",
    "0110" when others;

with SW1 select
C <= "0101" when "00",
    "0000" when "01",
    "0101" when "10",
    "0000" when others;

with s select
    ENt <= "11111110" when "00",
        "11111101" when "01",
        "11101111" when "10",
        "11011111" when "11",
        "11111111" when others;

with SW2 select
B <= "0001" when "00",
    "0011" when "01",
    "0100" when "10",
    "0110" when others;

with s select
    omux <= A when "00",
        B when "01",
        C when "10",
        D when others;

with SW2 select
A <= "0101" when "00",
    "0000" when "01",
    "0101" when "10",
    "0000" when others;
    
```

# RGB Leds constraints and 3 bit color representation

```
49
50 set_property -dict { PACKAGE_PIN R12    IOSTANDARD LVCMOS33 } [get_ports { SEW[0] }]; #IO_L5P_T0_D06_14 Sch=led16_b
51 set_property -dict { PACKAGE_PIN M16    IOSTANDARD LVCMOS33 } [get_ports { SEW[1] }]; #IO_L10P_T1_D14_14 Sch=led16_g
52 set_property -dict { PACKAGE_PIN N15    IOSTANDARD LVCMOS33 } [get_ports { SEW[2] }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
53 set_property -dict { PACKAGE_PIN G14    IOSTANDARD LVCMOS33 } [get_ports { SNS[0] }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
54 set_property -dict { PACKAGE_PIN R11    IOSTANDARD LVCMOS33 } [get_ports { SNS[1] }]; #IO_0_14 Sch=led17_g
55 set_property -dict { PACKAGE_PIN N16    IOSTANDARD LVCMOS33 } [get_ports { SNS[2] }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
```

56

57

Red (R)	Green (G)	Blue (B)	Resulting color
0	0	0	black
0	0	1	blue
0	1	0	green
0	1	1	cyan
1	0	0	red
1	0	1	magenta
1	1	0	yellow
1	1	1	white

