## Embedded System Design for Zynq<sup>™</sup> SoC

INSTRUCTOR	Daniel Llamocca	Reconfigurable Systems		
CONTACT INFO	email: <u>llamocca@oakland.edu</u>			
WEBPAGE	www.secs.oakland.edu/~llamocca/EmbSysZynq.html	Static Dynamic		
REFERENCES	<ul> <li>Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz, Robert</li> <li>W. Stewart, "The Zyng Book Tutorials", Aug. 2015.</li> <li>✓ Free download: http://www.zyngbook.com/</li> </ul>	б	Embedded Systems	
MATERIALS	ZYBO Z7-10 (or ZYBO) Zynq <sup>™</sup> -7000 Development Board Vivado <sup>™</sup> Design Suite 2019.1 – Webpack Edition Xilinx Software Development Kit 2019.1	Interfacing	Applications: DSP, automotive, communications	

Digital Logic Design

## DESCRIPTION

 Embedded System Design with Vivado<sup>™</sup> Design Suite software for Zynq<sup>™</sup> System-on Chip. Software implementation with the Software Development Kit (SDK). Hardware/software co-design: creation of custom-defined VHDL IP cores, interfacing with the AXI bus, and creating software applications to control the VHDL IP cores.

## **OUTLINE OF TOPICS**

Introduction to Vivado	<ul> <li>Hardware Design Flow: Design Entry, Functional Simulation, Mapping, Timing Simulation, Implementation</li> <li>Case example: Counter with enable controlled by a pulse generator         <ul> <li>✓ I/O assignment: XDC file</li> <li>✓ VHDL Testbench Generation and Testing</li> </ul> </li> </ul>		
Introduction to	<ul> <li>Using both the PL (Programmable Logic) and PS (Processing System).</li> </ul>		
Hardware/Software	<ul> <li>Vivado: Create a block-based project. Use of AXI GPIO peripheral to control LEDs</li> <li>SDK: Create a software application</li> </ul>		
Design	SDR. Create a Software application.		
AXI4-Lite: Custom	Case examples: Pixel Processor, Pipelined Divider, Pipelined 2D Convolution Kernel		
Peripheral	Vivado: Create IP, AXI4-Lite interface. Create block-based project.		
	<ul> <li>SDK: Load custom drivers. Create software application and test with UART.</li> </ul>		
	Case example: Pixel Processor, Pipelined Divider, Pipelined 2D Convolution Kernel		
	<ul> <li>Vivado: Create IP, AXI4-Full interface. Create block-based project.</li> </ul>		
AXI4-Full: Custom	<ul> <li>SDK: Load custom drivers. Create software application and test with UART.</li> </ul>		
Peripheral	<ul> <li>Case example: DCT or Matrix multiplier (with a constant matrix)</li> </ul>		
	<ul> <li>Vivado: Create IP, complex AXI4-Full interface. Create block-based project.</li> </ul>		
	<ul> <li>SDK: Load custom drivers. Create software application and test with UART.</li> </ul>		
Using the SD Card (in PS)	<ul> <li>Software drivers</li> </ul>		
Using the SD card (III PS)	<ul> <li>Reading/writing binary and text files.</li> </ul>		
Dynamic Partial	<ul> <li>Vivado Design Flow using TCL scripts.</li> </ul>		
Reconfiguration (PL)	<ul> <li>Case example: LED Pattern controller: 1 RPs and 2 RPs</li> </ul>		
Reconfiguration (PL)	<ul> <li>Testing with JTAG interface.</li> </ul>		
Dynamic Partial	<ul> <li>Vivado Design Flow using TCL script for PS+PL</li> </ul>		
Reconfiguration (PL+PS)	<ul> <li>Case examples: Pixel Processor, DCT 2D.</li> </ul>		
Reconfiguration (PL+PS)	<ul> <li>SDK: Write partial bitstreams using the PCAP port.</li> </ul>		
	<ul> <li>Memory to memory transfers, Memory to PL transfers.</li> </ul>		
Using DMA	<ul> <li>Using interrupts to signal DMA Transfer completion.</li> </ul>		
	Case example: Pixel Processor with interrupt outputs.		
Using Intervents	• Vivado: Create IP, AXI4-Full interface with interrupt. Create block-based project and		
Using Interrupts	connect interrupt signals to PS.		
	<ul> <li>SDK: Create software application to enable, assert, and de-assert PL interrupts.</li> </ul>		
USING INTERPUTS			