




# 32-bit Microprocessor


Lukas Popovic, Cameron Vogeli



# Circuit Diagram




# Loader





# Instruction Memory

- Single port ram
  - BRAM
  - 1 clock cycle read/write
  - For this design, only 1024 words used
  - Writes occur during load time
  - Generated using Xilinx Block Memory Generator
  
- Control signals
  - Loader: we




# Instruction Decoder

- 3 state FSM
- Fixed length instructions
  - Instruction length: 32 bits
- Each instruction takes 2 clock cycles



# Datapath






# ALU

Operation	Function
$Y \leq A$	Transfer A
$Y \leq A + B$	Add A and B
$Y \leq A + B + c$	Add A and B with C=cin
$Y \leq A - B$	Subtract B from A
$Y \leq A - B - c$	Subtract B from A with C=bin
$Y \leq A \text{ AND } B$	Bit-wise AND
$Y \leq A \text{ AND } B, \text{ tst}$	Bit-wise AND, C different
$Y \leq A \text{ OR } B$	Bit-wise OR
$Y \leq A \text{ XOR } B$	Bit-wise XOR
$Y \leq \text{sL } A \ 0$	Left-shift A, din = 0
$Y \leq \text{sL } A \ 1$	Left-shift A, din = 1
$Y \leq \text{sL } A \ A0$	Left-shift A, din = A(0)
$Y \leq \text{sL } A \ c$	Left-shift A, din = C
$Y \leq \text{sR } A \ 0$	Right-shift A, din = 0
$Y \leq \text{sR } A \ 1$	Right-shift A, din = 1
$Y \leq \text{sR } A \ A7$	Right-shift A, din = A(7)
$Y \leq \text{sR } A \ c$	Right-shift A, din = C
$Y \leq \text{rL } A$	Rotate left A
$Y \leq \text{rR } A$	Rotate right A




# Data Memory

- True dual port RAM
  - BRAM
    - Generated using Xilinx Block Memory Generator
  - 1 clock cycle read/write
  - 64 words
  - Ports
    - A: Datapath
    - B: UART output (read only)
- Control signals
  - ID: we



# Program Counter

- Operations:
  - Jump & Call
    - Address: IR[15..0]
  - Branch
    - Signed offset: IR[22..16]
- Program counter leads instruction fetch
- Control signals
  - ID: ss, js, E\_PC, sclr\_PC




# Stack

- 32 Nested Functions
- No read delay
- 1 clock cycle write delay

- Operations:
  - Pop:  $en \leftarrow 1$
  - Push:  $we \leftarrow 1, en \leftarrow 1$
  - Reset:  $en \leftarrow 1, sclr \leftarrow 1$


- Control signals
  - ID:  $we, en, sclr$

- PC values stored in registers





# Register File

- Contains 32 general purpose registers
- Each register has 32 bit width
- SR - selects source register to put on bus
  - reg\_out
- DR - selects which register to write to
  - RW - enables selected register
- Control signals
  - ID: DR, SR, RW



# Output





# Demo

Test Instructions:

TFR r0, 8: 000000000000000000000000000000001000

TFR r1, 4: 00000000001000000000000000000000100

TFR r2, 2: 0000000001000000000000000000000010

TFR r3, 1: 0000000001100000000000000000000001

STWI r0 63: 10111000000000000000000000000000111111

STWI r1 62: 10111000001000000000000000000000111110

STWI r2 61: 10111000010000000000000000000000111101

STWI r3 60: 10111000011000000000000000000000111100