# Midterm Exam

(October 21st @ 5:30 pm)

Clarity is very important! Show your procedure!

# PROBLEM 1 (20 PTS)

• (5 pts) Complete the following table. The numbers are unsigned integers.

| Decimal | BCD (bits)     | Binary   | Hexadecimal |  |  |
|---------|----------------|----------|-------------|--|--|
|         |                |          | В5          |  |  |
| 59      |                | 00111011 |             |  |  |
| 86      |                | 01010110 |             |  |  |
|         | 0001 0001 0100 |          | 72          |  |  |

• (5 pts) Complete the following table. The numbers are represented with 8 bits.

|         | REPRESENTATION |                |
|---------|----------------|----------------|
| Decimal | 1's complement | 2's complement |
|         |                | 11001110       |
|         | 10010010       |                |
|         |                | 01001101       |
| -86     |                |                |

(5 pts) Perform the following addition and subtraction of 8-bit unsigned integers. Indicate (every carry) or borrow from c<sub>0</sub> to c<sub>8</sub> (or b<sub>0</sub> to b<sub>8</sub>). For the addition, determine whether there is an overflow. For the subtraction, determine whether we need to keep borrowing from a higher byte.

## Example:

| • <sup>54</sup> + <sup>210</sup> <b>; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;</b>                | • $77 - 194$<br>Borrow out! $\rightarrow$ $70 - 9 - 9 - 9 - 9 - 10 - 10 - 10 - 10 - $ |
|--|---|
| $54 = 0 \times 36 = 0  0  1  1  0  1  1  0  + \\ 210 = 0 \times D2 = 1  1  0  1  0  0  1  0$ | 77 = 0x4D = 0 1 0 0 1 1 0 1 - 194 = 0xC2 = 1 1 0 0 0 0 1 1 0                          |
| Overflow! → 1 0 0 0 0 1 0 0 0  | 0 0 0 1 0 1 1   |

• 86 + 181

86 - 181

- (5 pts) Perform the following operations using the <u>2's complement representation</u> with 8 bits. Determine whether the
  operations result in an overflow.
  - -59 114 -86 + 114

## PROBLEM 2 (10 PTS)

- A microprocessor has a 16-bit address line, where each address contains 8 bits. An SRAM device is connected to the microprocessor. The microprocessor has assigned the addresses 0xD800 to 0xDFFF to this SRAM.
  - What is the size (in KB, or MB) of this SRAM?
  - What is the minimum number of bits required to represent the addresses only for this SRAM?

## PROBLEM 3 (20 PTS)

Given the following set of instructions, complete the following:

- Register values (in hexadecimal format) as the instructions are executed.
- The state of the memory contents (in hexadecimal format) after the last instruction has been executed. Also, specify the memory address at which the contents of D are stored (last instruction).
- The addressing mode of each instruction. Be specific, if for example the addressing mode is indexed, indicate which one in particular. Note that the movw instruction uses two addressing modes.

#### **Addressing Mode** clra Inherent clrb ldx #\$FADE Immediate ldy #\$1A00 \$00 \$00 \$FADE \$1A00 Y в х Ά movw #\$1E20,1,Y+ Y R х ldab #\$81 Y х sex b,d Y х R addd 1,-Y x Y R exg x,y в х Y std [0,X] 0x1A00 0x1A01 Address where ➛ 0x D is stored 0x

## PROBLEM 4 (10 PTS)

• Mark the correct option:

| $\checkmark$ | The Interrupt Vector Table contains the list of: | Vector Addresses   | Interrupt Vectors             |
|--------------|--|--------------------|-------------------------------|
| $\checkmark$ | The Software Interrupt (swi) is a:               | Maskable Interrupt | <u>Non-maskable Interrupt</u> |


- Determine whether the following statements are True or False. If the statement is false, explain why.
   ✓ For an Interrupt, the Interrupt Service Routine pushes the values of the PC and CPU registers in the Stack.
  - ✓ An Interrupt Vector is the starting address of an Interrupt Service Routine.
  - ✓ When servicing a Reset, the values of the PC and CPU Registers are pushed in the Stack.

### Complete:

- $\checkmark$  To enable/disable all maskable Interrupts, we configure the bit \_\_\_\_\_ of CCR.
- ✓ The /XIRQ Interrupt is enabled by setting the bit \_\_\_\_ of CCR to 0.

## PROBLEM 5 (20 PTS)

(5 pts) Complete the Assembly Program below so that the state of bits 5 down to 1 on the DIP Switch are displayed only on the 5 leftmost bits on the LEDs (PORT B). The figure shows an example on the Dragon12-Light Board: the number 10011 is shown on the five leftmost LEDs, while the other LEDs are off.



• (5 pts) What is the time delay (in ms) that the following loop generates? Assume a 25 MHz bus clock. Consider that pusha takes 2 cycles, pula 3 cycles, nop one cycle and dbne 3 cycles.

| ldx #5 | 000          |
|--------|--------------|
| loop:  | nop          |
|        | nop          |
|        | psha         |
|        | pula         |
|        | psha         |
|        | pula         |
|        | dbne X, loop |

 (10 pts) After the addd \$10A0 instruction, what is the state of D and the following CCR flags: Z, C, V, and N? Does the bcs next instruction branches to `next'? Yes or no? Why?

|       | movw #\$41AC<br>ldd #\$730B<br><b>addd \$10A0</b> | <b>,</b> \$10A0 |     | S | x | н  | т | N  | 7 | V | C |
|-------|---|-----------------|-----|---|---|----|---|----|---|---|---|
|       | bcs next  | D               | CCR | 2 | Λ | 11 | 1 | IN |   | v | C |
| next: | · · · ·<br>· · ·                                  |                 |     |   |   |    |   |    |   |   |   |

## PROBLEM 6 (20 PTS)

- Given the following Assembly code, specify the SP and the Stack Contents at the given times (right after the colored instruction has been executed). SP and the Stack Contents (empty) are specified for the first instruction (LDS #\$4000).
- Specify a value in the instruction adda that would make the branch instruction bvs branch to myloop.

