

4 Way Traffic Light Controller

A 4-way traffic light is centered in the image. The top light is red, the middle is yellow, and the bottom is green. A blue horizontal bar is positioned below the yellow light. The background shows a road with white lane markings leading towards a sunset sky with silhouettes of trees and buildings.

ECE 2700: Professor Daniel Llamocca

Sam Narusch, Richard Pinto, Christina Salama, Adrian Sinishtaj

Introduction


In this project, we designed and implemented a 4 way traffic light controller.

Consists of an FSM (Finite State Machine), a counter, and a gen pulse that display signals on an external board with LED's.


The simulated intersection has 8 seconds with the green light, 4 seconds with yellow light.

All lights will be red for an additional 2 seconds concurrently for safety purposes.


Block Diagram




FSM Diagram




Counter Q is count (sec)
 a = 1 when Q = 2
 b = 1 when Q = 10
 c = 1 when Q = 14
 d = 1 when Q = 16
 e = 1 when Q = 24
 f = 1 when Q = 28
 [max count : 28 seconds]



Simulation



Implementation



VHDL Code for Finite State Machine

```
21 entity fsm is
22 port (clock,resetn: in std_logic;
23       a, b, c, d, e, f : in std_logic;
24       rNS, yNS, gNS, rEW, yEW, gEW: out std_logic);
25 --   e,d,resetc: out std_logic);
26 --done: out std_logic);
27 end fsm;
28
29 --struct is architecture name and can call it whatever you want as long as its the same for end 'struct'
30 architecture struct of fsm is
31   type state is (S0,S1,S2,S3,S4);
32   signal y:state;
33
34 begin
35   --VHDL is concurrent, so order of f, x, and y do not matter
36   Transitions: process (resetn,clock, a, b, c, d, e, f)
37   begin
38     if resetn = '0' then
39       y<=S0; --initial state
40     elsif (clock'event and clock='1') then
41       case y is
42       when S0 => if a = '1' then y <= S1;
43                 elsif d = '1' then y <= S3; else y <= S0;
44       end if;
45       when S1 => if b = '1' then y <= S2; else y <= S1; end if;
46       when S2 => if c = '1' then y <= S0; else y <= S2; end if;
47       when S3 => if e = '1' then y <= S4; else y <= S3; end if;
48       when S4 => if f = '1' then y <= S0; else y <= S4; end if;
49     end case;
```

```
50   end if;
51 end process;
52   Outputs: process (y)
53   begin
54     --resetC<='0'; d<='0'; --default values
55     rNS <= '0'; yNS <= '0'; gNS <= '0'; rEW <= '0'; yEW <= '0'; gEW <= '0';
56     case y is
57     when S0 => rNS <= '1'; rEW <= '1'; --if RL = '1' then resetC <= '1';
58     when S1 => gNS <= '1'; rEW <= '1'; --if GL = '1' then resetC <= '1';
59     when S2 => yNS <= '1'; rEW <= '1'; --e <= '1'; d <= '1'; if YL = '1'
60     when S3 => gEW <= '1'; rNS <= '1'; --if GL = '1' then resetC <= '1';
61     when S4 => yEW <= '1'; rNS <= '1'; --e <= '1'; d <= '0'; if YL = '1'
62   end case;
63 end process;
64
65 end struct;
```

VHDL Code for Counter

```
2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.std_logic_arith.all;
4
5 entity counter is
6     port ( clock, resetn, z: in std_logic;
7           Q: out std_logic_vector (3 downto 0);
8           a, b, c, d, e, f: out std_logic);
9 end counter;
10
11 architecture Behavioral of counter is
12     signal Qt: integer range 0 to 28;
13 begin
14
15     process (resetn, clock, z)
16     begin
17         if resetn = '0' then
18             Qt <= 0;
19         elsif (clock'event and clock = '1') and z = '1' then
```

```
21             if Qt = 28 then
22                 Qt <= 0;
23             else
24                 Qt <= Qt + 1;
25             end if;
26         end if;
27     end process;
28     Q <= conv_std_logic_vector(Qt,4);
29
30     a <= '1' when Qt = 2 else '0';
31     b <= '1' when Qt = 10 else '0';
32     c <= '1' when Qt = 14 else '0';
33     d <= '1' when Qt = 16 else '0';
34     e <= '1' when Qt = 24 else '0';
35     f <= '1' when Qt = 28 else '0';
36
37 end Behavioral;
```

VHDL Code for Genpulse

```
11 library IEEE;
12 use IEEE.STD_LOGIC_1164.ALL;
13 use ieee.std_logic_unsigned.all;
14 use ieee.std_logic_arith.all;
15 use ieee.math_real.log2;
16 use ieee.math_real.ceil;
17
18 entity my_genpulse is
19     generic (COUNT: INTEGER:= (10**8)/2); -- (10**8)/2 cycles of T = 10 ns --> 0.5 s
20     port (clock, resetn, EN: in std_logic;
21          Q: out std_logic_vector ( integer(ceil(log2(real(COUNT)))) - 1 downto 0);
22          z: out std_logic);
23 end my_genpulse;
24
25 architecture Behavioral of my_genpulse is
26     constant nbits: INTEGER:= integer(ceil(log2(real(COUNT))));
27     signal Qt: std_logic_vector (nbits - 1 downto 0);
28 begin
29
```

```
30     process (resetn, clock)
31     begin
32         if resetn = '0' then
33             Qt <= (others => '0');
34         elsif (clock'event and clock = '1') then
35             if EN = '1' then
36                 if Qt = conv_std_logic_vector (COUNT-1,nbits) then
37                     Qt <= (others => '0');
38                 else
39                     Qt <= Qt + conv_std_logic_vector (1,nbits);
40                 end if;
41             end if;
42         end if;
43     end process;
44
45     z <= '1' when Qt = conv_std_logic_vector (COUNT-1,nbits) else '0';
46     Q <= Qt;
47
48 end Behavioral;
```

VHDL Code for Top File

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5  use ieee.math_real.log2;
6  use ieee.math_real.ceil;
7
8  entity top is
9      port( resetn, clk : in std_logic;
10          gNS, gEW, yNS, yEW, rNS, rEW : out std_logic);
11 end top;
12
13 architecture struct of top is
14
15
16 component fsm
17 port (clock,resetn: in std_logic;
18     a, b, c, d, e, f : in std_logic;
19     rNS, yNS, gNS, rEW, yEW, gEW: out std_logic);
20 end component;
21
22 component counter
23 port ( clock, resetn, z: in std_logic;
24     Q: out std_logic_vector (3 downto 0);
25     a, b, c, d, e, f: out std_logic);
26 end component;
```

```
28 component my_genpulse
29 generic (COUNT: INTEGER:= (10**8)/2); -- (10**8)/2 cycles of T = 10 ns --> 0.5 s
30 port (clock, resetn, EN: in std_logic;
31     Q: out std_logic_vector ( integer(ceil(log2(real(COUNT)))) - 1 downto 0);
32     z: out std_logic);
33 end component;
34 signal a, b, c, d, e, f, z : std_logic;
35
36 begin
37
38 a1: fsm port map (clock => clk, resetn=>resetn,
39     rNS => rNS, yNS => yNS, gNS => gNS, rEW => rEW,
40     yEW => yEW, gEW => gEW,
41     a => a, b => b, c => c, d => d, e => e, f => f);
42 a2: counter port map (clock => clk, resetn => resetn, a => a, b => b, c => c, d => d, e => e, f => f, q => open, z => z);
43 --z <= '1'; -- only for simulations
44 a3: my_genpulse port map (clock => clk, resetn => resetn, EN => '1', Q => open, z => z);
45
46 END STRUCT;
```

VHDL Code for Testbench

```
9 ENTITY top_tb IS
10 END top_tb;
11
12 ARCHITECTURE behavior OF top_tb IS
13
14     -- Component Declaration for the Unit Under Test (UUT)
15
16 COMPONENT top
17     Port (resetn, clk : in std_logic;
18         gNS, gEW, yNS, yEW, rNS, rEW : out std_logic
19         );
20 END COMPONENT;
21
22 signal clk, resetn : std_logic;
23 signal gNS, gEW, yNS, yEW, rNS, rEW : std_logic;
24
25 BEGIN
26
27     -- Instantiate the Unit Under Test (UUT)
28 uut: top PORT MAP (
29     clk => clk,
30     resetn => resetn,
31     gNS => gNS,
32     gEW => gEW,
33     yNS => yNS,
34     yEW => yEW,
35     rNS => rNS,
36     rEW => rEW);
```

```
38 clock_process: process
39     begin
40     clk <= '0'; wait for 5 ns;
41     clk <= '1'; wait for 5 ns;
42     end process;
43
44     -- Stimulus process
45 stim_proc: process
46     begin
47         -- hold reset state for 100 ns.
48         wait for 100 ns;
49         --resetn <= '1';
50         -- insert stimulus here
51         wait;
52     end process;
53 END;
```

Thank you!



You're Welcome :)