

The inputs to the finite state machine are the E, 100 MHz Clock, and resetn. The enable for the finite state machine comes from the output of the counter. The finite state machine has a 3 bit output that goes directly to the multiplexor and controls which message is displayed. The finite state machine also send 8 bits to the 7 segment display.

The finite state machine has 8 different states.

C. Decoders




Figure 2: 3-to-8 Decoder




Figure 3: 2-to-32 Decoder

In this project, we have two decoders, one is a 3-8 decoder and a 3-to-32 decoder. The 3-to-8 decoder selects the bits for AN for our 7-segment display. The 2-to-32 decoder uses the switch inputs to decide which language will be displayed onto the 7-segment display.

D. Multiplexor




Figure 4: Multiplexor

There are 32 bits sent from the decoder that are the input to multiplexor. The output is what goes to the 7 segment display. The selector is controlled by switches that

from the user. When “00” is selected, “HELLO” will be displayed. When “01” is selected, “HOLA” will be displayed. When “10” is selected, “NI HAO” will be displayed. When “11” is selected, “AHLAN” will be displayed. Another switch controls whether the message is displayed forward or backward.

III. EXPERIMENTAL SETUP

We used the software Vivado 2018.3 to program our NEXYS A7 FPGA board. We programmed our board using the micro USB cable by plugging it into the port. We expected the board to display a message we wrote in the code and it did exactly that.

IV. RESULTS

The following pictures show each of the four languages programmed into the NEXYS A7 Board. Using different switches result in the following messages.



English



Spanish



Chinese



Arabic

CONCLUSIONS

The important things learned during the project was just how powerful FPGA board and the abilities you can do with it. The finite state machine is a powerful that allows you to create anything you want. The main takeaway for us as a group is that it's better to start on paper with trying to map a circuit then just jumping right in to Vivado. Improvements that could be made to this project would be to program more languages and also have the ability to display custom messages. The code used in this project is an adaptation of Dr. Llamocca's "serializer" VHDL code. [1]

Our initial goal was to have the message scroll across the 7 segment display. Unfortunately we couldn't get that to happen as we could only get one letter to scroll. After thinking about it more, we realized that we were going to

need registers. We then could have stored each letter in a register and this would have allowed us to shift the letters across the 7 segment display.

REFERENCES

- [1] Llamocca, Daniel. *VHDL Coding for FPGAs*, Unit 7 - Digital System Design. Retrieved from <http://www.secs.oakland.edu/~llamocca/VHDLforFPGAs.html>