

Reconfigurable Computing Research Laboratory

DIGITAL LOGIC DESIGN VHDL Coding for FPGAs Unit 1

- ✓ DESIGN FLOW
- ✓ DATA TYPES
- ✓ LOGIC GATES IN VHDL
- ✓ TESTBENCH GENERATION
- ✓ XILINX: I/O ASSIGNMENT
- ✓ USE OF std_logic_vector



✓ DESIGN FLOW



- Design Entry: The circuit is specified using a Hardware Description Language (e.g., VHDL, Verilog).
- Functional Simulation: Also called behavioral simulation. Here, we will only verify the logical operation of the circuit. Stimuli is provided to the logic circuit, so we can verify the outputs behave as we expect.
- Physical Mapping: The inputs/outputs of our digital circuit are mapped to specific pins of the FPGA.
- Timing Simulation: It simulates the circuit considering its timing behavior (delays between inputs and outputs)
- Implementation: A configuration file ('bitstream' file) is generated and then downloaded onto the FPGA configuration memory.



✓ DESIGN FLOW (Vivado Software)



- Synthesis: In this step, the VHDL code is examined for syntax errors and warnings. While your code should be free of syntax errors, watch out for warnings and critical warnings. After this, we do behavioral simulation.
- Simulate Behavioral Model: We need to write a VHDL file called 'testbench' where we specify the stimuli to the logic circuit.
- Implement Design (Translate + Map + Place & Route)
- Generate Programming File: Here, a configuration file or bitstream (.bit) is generated. This file will configure the FPGA so that the logic circuit is implemented on it.
- Configure Target Device (Programming): The bitstream file is written onto the FPGA configuration memory so that a digital circuit is materialized. At this stage, we can verify whether the hardware is actually working.



✓ LOGIC DATA TYPES



- **Type:** This is how data (digital signals or even abstract constructs like variables) is specified in VHDL. Though different standards are available, a common one is the IEEE *std_logic_1164*, that allows for these basic types:
 - std_logic, std_logic_vector, std_logic_2d
 - The std_logic type defines nine (9) possible states for a 1-bit signal:
 - 'U' : Uninitialized
 - 'X' : Forced Unknown
 - '0' : Zero
 - '1' : One
 - 'Z' : High impedance
 - 'W': Weak unknown
 - 'L' : Weak Zero
 - 'H' : Weak One
 - '-' : Don't care
- Other data types:
 - array (group of signals, or group of groups)
 - integer, user-defined



 \checkmark LOGIC DATA TYPES:



- A digital circuit includes internal signals and external signals (also called I/Os). In VHDL, I/O specification is called 'mode'.
- **Mode:** Physical characteristics of inputs/outputs of a logic circuit. The following modes are available in VHDL:
 - 🗸 IN : Input port of a circuit
 - \checkmark OUT : Output port of a circuit. <u>VHDL syntax</u>: in VHDL, it is not possible to feedback an output port to the input of the circuit.
 - ✓ INOUT : Bidirectional port (it can be an input or output at different times). It is very useful when implementing bidirectional buses.
- ✓ BUFFER : Output port. In VHDL, if we define an output signal as **BUFFER**, the signal can be fed back as an input of the circuit. However, vendor support is inconsistent. Daniel Llamocca

✓ LOGIC GATES IN VHDL



- VHDL allows for the specification of Boolean functions based on the following gates: AND, OR, NOT, XOR, NAND, and NOR.
- **EXAMPLE:** Write the VHDL code to implement the following circuit whose output is 'F':



 Note: In VHDL, A B C are inputs (IN), F is an output (OUT), and x and y are internal signals (signal). OAK

✓ LOGIC GATES IN VHDL



EXAMPLE: VHDL code: example.vhd

```
library ieee;
use ieee.std_logic_1164.all;
```





✓ TESTBENCH GENERATION

library ieee;

use ieee.std logic 1164.all;

entity tb example is

EXAMPLE:

tb_example.vhd



Reconfigurable Computing Research Laboratory

```
end tb example;
architecture behavior of tb example is
  component example
     port ( A,B,C: in std logic;
            F: out std logic);
  end component;
     Inputs
  signal A: std logic := '0'; -- default value
  signal B: std logic := '0'; -- default value
  signal C: std logic := '0'; -- default value
  -- Outputs
  signal f: std logic;
begin
  uut: example port map (A=>A,B=>B,C=>C,F=>F);
  stim proc: process -- Stimulus process
  begin
     wait for 100 ns -- reset state
     -- Stimuli:
     A <='0'; B <='0'; C <='0'; wait for 20 ns;
     A <='1'; B <='0'; C <='1'; wait for 20 ns;
     wait;
  end process;
end;
```



✓ XILINX ISE: I/O ASSIGNMENT



(obsolete)

UCF file: We need to map the I/Os of our logic circuit to physical FPGA pins. In a board (e.g., Nexys-4), these FPGA pins are connected to specific components: LEDs, switches, buttons, etc.

- EXAMPLE: The inputs A, B, C are assigned to switches. The output F is assigned to an LED (ON if F is '1'). The Nexys-4 Artix-7 FPGA Board is used.
- ISE 14.7: I/O standard must be specified for every pin
- UCF file: example.ucf



✓ VIVADO: I/O ASSIGNMENT



XDC file: Here, we map the I/Os of our circuit to physical FPGA pins. In a board (e.g. Nexys-4), many FPGA pins are wired to specific components (LEDs, switches, buttons, etc.).

Example: Nexys-4 Artix-7 FPGA Board:

To connect the inputs a, b, c to SW2 SW1 SW0 and the output f to LED0, we assign a, b, c, f to the corresponding FPGA pins (this mapping information is provided by the board's manufacturer).

 Vivado: The I/O standard and pin name must be specified for every I/O port. Pin names are *case-sensitive* and must match the port names as specified in the VHDL entity.

Inputs XDC file: example.xdc



✓ EXAMPLE: Light Control



There are three available switches. We want LED1 ON when only one of the switches is in the ON position. And we want LED0 ON only when the three switches are in the ON position.



 $LED0 = \overline{SW2} + \overline{SW1} + \overline{SW0}$



✓ USE of std_logic_vector



- This type defines an array of bits.
- Here, we use the std_logic_vector type for an input signal.
 library ieee;
 use ieee.std_logic_1164.all;

```
entity test is
  port ( A: in std logic vector (3 downto 0);
           -- A: |A3|A2|A1|A0|
           y: out std logic);
                                        \mathbf{A} = \mathbf{A}_3 \mathbf{A}_2 \mathbf{A}_1 \mathbf{A}_0
end test;
                                         A(3)___
                                         A(2)_
architecture struct of test is
                                         A(1)_{-}
                                         A(0)
begin
     -- The circuit represents an AND gate
     -- with 4 inputs: A(3), A(2), A(1), A(0)
     y \le A(3) and A(2) and A(1) and A(0);
```

```
end struct;
```



✓ USE of std_logic_vector



```
Reconfigurable Computing Research Laboratory
      Here, we use this type in a testbench for 'test'.
                           library ieee;
                           use ieee.std logic 1164.all;
                           entity tb test is
* The values for a signal of
                           end tb test;
type std_logic_vector
                           architecture behavior of tb test is
can be specified in different
                             component test
ways (see this testbench).
                                port ( A: in std logic vector(3 downto 0);
                                        F: out std logic);
                             end component;
* A <="0010": It is
                             -- Inputs
                             signal A: std logic vector(3 downto 0):= "0000";
equivalent to:
                             -- Outputs
A(3) \le 0'; A(2) \le 0';
                             signal f: std logic;
A(1) \le 1'; A(0) \le 0'; begin
                             uut: test port map (A=>A,F=>F);
                             stim proc: process -- Stimulus process
                             begin
                                wait for 100 ns -- reset state
      100 ns
                    140 ns
             120 ns
                                -- Stimuli:
   0000
          0010
                 1111
                       1101
                                A <= "0010"; wait for 20 ns;
                                A <= x"F"; wait for 20 ns; -- A <="1111"
                                A <= "11"&"01"; wait for 20 ns; -- A <="1101"
                                wait;
                             end process;
Daniel Llamocca
                           end;
```

✓ USE of std_logic_vector



In the example, we use the std_logic_vector type for an output signal.

```
library ieee;
use ieee.std logic 1164.all;
entity tst is
  port ( A,B: in std logic;
           F: out std logic vector (3 downto 0);
           -- F: |F3|F2|F1|F0
end tst;
                                              A B F = F_3F_2F_1F_0
architecture struct of tst is
                                                       -F(3)
                                                       F(2)
begin
     F(0) \leq A \text{ and } B; F(1) \leq A \text{ xor } B;
                                                       F(1)
     F(2) \le A \text{ or } B; F(3) \le not(A);
                                                       -F(0)
end struct;
```

OAKLAND UNIVERSITY.

✓ **EXAMPLE**: Security Combination



- A lock is opened only when a certain combination of switches exist: Switches: 01101011
- The lock will be represented by 8 LEDs. Open Lock = All LEDS ON.



