


# VHDL Coding for FPGAs

INSTRUCTOR	Daniel Llamocca
CONTACT INFO	email: <a href="mailto:llamocca@oakland.edu">llamocca@oakland.edu</a>
WEBPAGE	<a href="http://www.secs.oakland.edu/~llamocca/VHDLforFPGAs.html">www.secs.oakland.edu/~llamocca/VHDLforFPGAs.html</a>
REFERENCE	Stephen Brown and Zvonko Vranesic, "Fundamentals of Digital Logic with VHDL Design", Third Edition, McGraw Hill, 2009
MATERIALS	Digilent Nexys-4/Nexys-4 DDR Artix-7 FPGA Development Board ISE Design Suite 14.7 - Webpack Edition Vivado HL 2016.2 Webpack Edition



## DESCRIPTION

- Digital Logic design with VHDL. VHDL description of logic gates, combinational circuits, synchronous sequential circuits, and finite state machines. VHDL testbench generation. Design Flow for CAD software. Digital System Design with VHDL.

## OUTLINE OF TOPICS

<b>Introduction</b>	<ul style="list-style-type: none"> <li>▪ Design Flow: Design Entry, Functional Simulation, Mapping, Timing Simulation, Implementation</li> <li>▪ Digital signal representation</li> <li>▪ VHDL Description: Logic Gates</li> <li>▪ VHDL Testbench Generation</li> </ul>
<b>Concurrent Description</b>	<ul style="list-style-type: none"> <li>▪ Concurrent statements: 'with-select', 'when-else'</li> <li>▪ Combinational circuits description: (priority) encoder, decoder, comparator, mux, de-mux.</li> </ul>
<b>Behavioral Description</b>	<ul style="list-style-type: none"> <li>▪ Asynchronous processes.</li> <li>▪ Behavioral description of Combinational circuits: (priority) encoder, decoder, comparator, mux.</li> <li>▪ Sequential statements: 'if-else', 'case', 'for-loop'</li> </ul>
<b>Structural Description</b>	<ul style="list-style-type: none"> <li>▪ Hierarchical design: port-map, for-generate, if-generate.</li> <li>▪ Examples: Adder, multiplier, ALU, Look-up Table</li> </ul>
<b>Sequential Circuits</b>	<ul style="list-style-type: none"> <li>▪ Asynchronous processes: Latches</li> <li>▪ Synchronous processes: flip-flops, counters, registers</li> <li>▪ Testbench: generating clock stimulus</li> </ul>
<b>Finite State Machines</b>	<ul style="list-style-type: none"> <li>▪ VHDL Description of Finite State Machines</li> <li>▪ Algorithmic State Machine (ASM) charts</li> </ul>
<b>Digital System Design</b>	<ul style="list-style-type: none"> <li>▪ Components of a digital system: datapath circuit, control circuits</li> <li>▪ Examples: shift-and-add multiplier, bit-counting circuit, small processor, multiply and accumulate (MAC) circuit.</li> <li>▪ Embedding counters and registers inside FSMs.</li> </ul>
<b>Parameterization</b>	<ul style="list-style-type: none"> <li>▪ Use of for-generate, if-generate.</li> <li>▪ Custom-defined data types, arrays in VHDL (e.g.: std_logic_2d), records.</li> <li>▪ Generic testbenches.</li> <li>▪ Packages in VHDL</li> </ul>
<b>Miscellaneous Topics</b>	<ul style="list-style-type: none"> <li>▪ I/O Text files:                             <ul style="list-style-type: none"> <li>▫ Synthesis: Reading input text files.</li> <li>▫ Simulation: Reading input text files and writing output text files.</li> </ul> </li> <li>▪ Using Xilinx® primitives: BRAMs, XADCs, FIFOs, MMCMs, DSPs, etc.</li> </ul>