


Embedded System Design for Zynq™ SoC

| | |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| INSTRUCTOR | Daniel Llamocca |
| CONTACT INFO | email: llamocca@oakland.edu |
| WEBPAGE | www.secs.oakland.edu/~llamocca/EmbSysZynq.html |
| REFERENCES | <ul style="list-style-type: none"> ▪ Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz, Robert W. Stewart, "The Zynq Book Tutorials", v.1.2, Sep. 2014. ✓ Free download: http://www.zynqbook.com/ |
| MATERIALS | ZYBO Zynq™-7000 Development Board Vivado™ Design Suite 2016.2 – Webpack Edition Xilinx Software Development Kit 2016.2 |



DESCRIPTION

- Embedded System Design with Vivado™ Design Suite software for Zynq™ System-on Chip. Software implementation with the Software Development Kit (SDK). Hardware/software co-design: creation of custom-defined VHDL IP cores, interfacing with the AXI bus, and creating software applications to control the VHDL IP cores.

OUTLINE OF TOPICS

| | |
|-------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Introduction to Vivado | <ul style="list-style-type: none"> ▪ Hardware Design Flow: Design Entry, Functional Simulation, Mapping, Timing Simulation, Implementation ▪ Case example: Counter with enable controlled by a pulse generator <ul style="list-style-type: none"> ✓ I/O assignment: XDC file ✓ VHDL Testbench Generation and Testing |
| Introduction to Hardware/Software Design | <ul style="list-style-type: none"> ▪ Using both the PL (Programmable Logic) and PS (Processing System). ▪ Vivado: Create a block-based project. Use of AXI GPIO peripheral to control LEDs ▪ SDK: Create a software application. |
| AXI4-Lite: Custom Peripheral | <ul style="list-style-type: none"> ▪ Case example: Pixel Processor ▪ Vivado: Create block-based project. Create IP. Simple AXI interface ▪ SDK: Load custom drivers. Create software application and test with UART. |
| AXI4-Full: Custom Peripheral | <ul style="list-style-type: none"> ▪ Case example: Pipelined Divider ▪ Vivado: Create block-based project. Create IP. Complex AXI interface ▪ SDK: Load custom drivers. Create software application and test with UART. |
| Using the SD Card (in PS) | <ul style="list-style-type: none"> ▪ Case example: Pixel Processor ▪ Vivado: Create block-based project. Create IP. AXI4-Full Interface. ▪ Case examples: AXI DCT 2-D, cordic, sqrt |
| Dynamic Partial Reconfiguration (PL) | <ul style="list-style-type: none"> ▪ Case example: DCT or Matrix multiplier (with a constant matrix) ▪ Vivado: Create block-based project. Create IP. Complex AXI interface ▪ SDK: Load custom drivers. Create software application and test with UART. |
| Dynamic Partial Reconfiguration (PL+PS) | <ul style="list-style-type: none"> ▪ Software drivers ▪ Reading/writing binary and text files. |
| Dynamic Partial Reconfiguration (PL) | <ul style="list-style-type: none"> ▪ Vivado Design Flow using TCL scripts. ▪ Case example: LED Pattern controller ▪ Testing with JTAG interface. |
| Dynamic Partial Reconfiguration (PL+PS) | <ul style="list-style-type: none"> ▪ Vivado Design Flow using TCL script for PS+PL ▪ Case example: Pixel Processor ▪ Case example: DCT 2D ▪ SDK: Write partial bitstreams using the PCAP port. |
| AXI4-Stream: Custom Peripheral | <ul style="list-style-type: none"> ▪ |
| Using DMA | <ul style="list-style-type: none"> ▪ |
| Applications | <ul style="list-style-type: none"> ▪ HDMI, Audio |